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Resum 
 
 
Aquest projecte té com a objectiu implementar un sistema de comunicacions   
Li-Fi fent servir la modulació OOK. Com que aquesta modulació és bastant 
bàsica, les velocitats transmissió de dades no seran molt elevades. No 
obstant, per el nostre projecte seran més que suficient. Per altre banda, aquest 
sistema hauria de poder ser capaç de treballar de 1 a 100 MHz. 
 
La tecnologia Li-Fi és molt innovadora i està cridada a ser la substituta del Wi-
Fi en els propers anys. Com a principal avantatge sobre altres tecnologies, cal 
destacar la solució als  problemes de cobertura que actualment existeixen. Per 
fer-ho, Li-Fi dotarà de cobertura allà on hi hagi una font de llum (amb el 
sistema Li-Fi implementat) connectada a la xarxa elèctrica.  
 
Per dur a terme aquest projecte, s’ha separat en 2 grans blocs:  
 
1. El primer bloc és la part de hardware, que està formada per l’USRP, el 
transmissor (array de díode LEDs), el receptor (un fotodíode), el driver 
de corrent, una tee-bias i els amplificadors. Per dur a terme aquesta 
tasca, s’han escollit els components més adients per al disseny. 
Per altre banda, hem tingut molta cura en com fem la implementació per 
evitar possibles radiacions i intentar aconseguir el màxim abast de 
cobertura. 
 
2. El segon bloc és la part de software, que està implementat amb el 
software de desenvolupament ALOE 1.6, amb la qual anirem 
programant els diferents mòduls per tenir la nostre modulació operativa.  
 
 
Per últim cal mencionar, que una de les finalitats del projecte és fer una 
implementació viable a ser comercialitzada. Per això durant el projecte s’ha 
tingut en compte els materials utilitzats i s’han fet proves amb elements ja 
comercialitzats (ex: làmpades LED). 
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Overview 
 
 
This project aims to implement a communication system based on Li-Fi using 
OOK modulation. As this modulation is quite simple, its bitrate will not be very 
high. However, for our project it will be enough. Besides, this system ought to 
work from 1 to 100 MHz. 
 
This technology is quite new and it is destined to become the replacement of 
the Wi-Fi in the coming years. Its strong point over other technologies is the 
solution of coverage problems which currently exist. To do that, Li-Fi will 
provide coverage wherever there is a light source (with Li-Fi implemented) 
plugged into the electric power network. 
 
We have divided the project into two big blocs: 
 
1. Hardware is the first block and it is set up by: the USRP, the TX (array of 
LEDs), the RX (photodiode), the current driver, a bias-tee and 
amplifiers. To accomplish this task, we have chosen the most 
appropriate components for the design. 
On the other hand, we have been very careful how to implement the 
system. Avoiding radiation and trying to get the highest range of 
coverage in order to reach further targets. 
 
2. The second block is the software development, which is implemented by 
ALOE 1.6 development tool. We have developed the different modules 
needed to have our modulation operative.  
 
 
Finally, it should emphasise our interest in building a complete LI-FI system, 
which is possible to make an implementation feasible to be commercialized. 
So, throughout the project we have taken into account the components used 
and we have been testing items, which are already marketed (e.g. LED 
lighting). 
 
  
 
INDEX 
 
INTRODUCTION ..................................................................................................... 9 
CHAPTER 1. OVERVIEW ..................................................................................... 10 
1.1. Wireless home communication ........................................................... 10 
1.1.1. Introduction ......................................................................................... 10 
1.1.2. Vision .................................................................................................. 10 
1.1.3. Technologies ....................................................................................... 10 
1.1.4. Current implementation ....................................................................... 11 
1.2. Optical wireless communication and visual light communication ... 11 
1.3. Li-Fi system ........................................................................................... 13 
CHAPTER 2. IMPLEMENTATION ........................................................................ 14 
2.1. Hardware ............................................................................................... 14 
2.1.1. Components ........................................................................................ 14 
2.1.1.1. Transmitter .................................................................................. 14 
2.1.1.2. Receiver ...................................................................................... 18 
2.1.1.3. Current driver ............................................................................... 20 
2.1.1.4. Amplifier....................................................................................... 20 
2.1.1.5. USRP .......................................................................................... 24 
2.1.1.6. Tee bias ....................................................................................... 25 
2.1.2. Testing TX and RX .............................................................................. 26 
2.1.2.1. Breadboard .................................................................................. 27 
2.1.2.2. Perfboard ..................................................................................... 28 
2.1.3. Hardware Setup .................................................................................. 33 
2.2. Software ................................................................................................ 34 
2.2.1. ALOE 1.6 ............................................................................................ 34 
2.2.2. General modules ................................................................................. 34 
2.2.3. OOK .................................................................................................... 35 
2.2.3.1. Characterization .......................................................................... 36 
2.2.3.2. Testing TX and RX ...................................................................... 38 
2.2.3.3. Software setup ............................................................................. 40 
CHAPTER 3. RESULTS AND CONCLUSIONS .................................................... 41 
CHAPTER 4. FUTURE TASKS ............................................................................. 44 
BIBLIOGRAPHY ................................................................................................... 45 
ANNEXES ............................................................................................................. 47 
 LIST OF TABLES 
Table 1.1 Comparison protocols ....................................................................... 11 
Table 2.1 LED main features ............................................................................ 16 
Table 2.2 TX evolution  .................................................................................... 16 
Table 2.3 Photodiode main features  ................................................................ 18 
Table 2.4 Breadboard signals  .......................................................................... 27 
Table 2.5 Perfboard implementation version 1 ................................................. 29 
Table 2.6 Perfboard implementation version 2 ................................................. 30 
Table 2.7 Correlation obtained with different synchronizing sequences  .......... 38 
Table 2.8 Configuration parameters OOK  ....................................................... 39 
Table 2.9 BER using glasses like antennas ..................................................... 39 
Table 3.1 Test points sending a pure tone ....................................................... 41 
Table 3.2 BER using light like antennas at 10 MHz .......................................... 41 
 
 
LIST OF FIGURES 
Fig. 1.1 Wavelength spectrum of visible light ................................................... 12 
Fig. 1.2 Schematic of a basic LI-FI system ....................................................... 13 
Fig. 2.1 Typical LED current-voltage curve....................................................... 14 
Fig. 2.2 Standard LED spectrum ...................................................................... 15 
Fig. 2.3 Steradian geometric relation ................................................................ 15 
Fig. 2.4 Definitive TX schematic circuit ............................................................. 17 
Fig. 2.5 Diode schematic working in photoconductive mode ............................ 18 
Fig. 2.6 RX evolution ........................................................................................ 19 
Fig. 2.7 Definitive RX schematic circuit ............................................................ 19 
Fig. 2.8 Transformer schematic ........................................................................ 20 
Fig. 2.9 Functional block diagram ..................................................................... 21 
Fig. 2.10 Version 1 of amplifier ......................................................................... 22 
Fig. 2.11 Version 2 of amplifier ......................................................................... 23 
Fig. 2.12 Version 3 of amplifier ......................................................................... 24 
Fig. 2.13 USRP N210 ....................................................................................... 25 
Fig. 2.14 Tee bias ZFBT-282-1.5A+ and its response at 70 MHz .................... 25 
Fig. 2.15 Handmade tee bias and its response at 70 MHz ............................... 26 
Fig. 2.16 Breadboard implementation .............................................................. 27 
  
 
Fig. 2.17 Perfboard implementation version 1 .................................................. 28 
Fig. 2.18 Perfboard implementation version 2 .................................................. 30 
Fig. 2.19 SNR vs frequency vs distance evolution ........................................... 31 
Fig. 2.20 SNR vs distance evolution at 10 MHz ............................................... 32 
Fig. 2.21 Final hardware setup ......................................................................... 33 
Fig. 2.22 ChartToBit work diagram ................................................................... 34 
Fig. 2.23 “hola” modulated by OOK  ................................................................. 35 
Fig. 2.24 OOK block diagram  .......................................................................... 36 
Fig. 2.25 Functions done in each TS. ................................................................ 36 
Fig. 2.26 Schematic description of different frequencies in our signal .............. 37 
Fig. 2.27 Zadoff Chu’s sequence ...................................................................... 38 
Fig. 2.28 TX and RX OOK frequency and time response ................................. 39 
Fig. 2.29 Final software setup .......................................................................... 40 
Fig. 3.1 Evolution BER (light) ........................................................................... 42 
Fig. 3.2 Evolution BER (radiation) .................................................................... 42 
Fig. 3.3 TX and RX implementation .................................................................. 42 
Fig. 3.4 Whole system implementation ............................................................. 43 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 NOTATION 
 
 
ADC Analog to Digital Converter 
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Li-Fi Light Fidelity 
MIMO Multiple-Input Multiple-Output 
OFDM Orthogonal Frequency Division Multiplexing 
OOK On-Off Keying 
OWC Optical Wireless Communication 
PCB Printed Circuit Board 
QPSK Quadrature Phase-Shift Keying 
RF Radio Frequency 
RX Receiver 
SDR Software-defined radio 
SNR Signal to Noise Ratio 
TX Transmitter 
USRP Universal Software Radio Peripheral 
VLC Visible Light Communication 
VPPM Variable Pulse Position Modulation 
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INTRODUCTION 
 
 
The aim of this project is building a complete communication system, which 
uses visual light instead radio frequencies to enable wireless data 
communication.  The project will be implemented piece by piece starting from 
scratch.   
 
Li-Fi will be the technology chosen to carry out with this task. It is high speed 
and fully networked wireless communications, like Wi-Fi, using light. Li-Fi is a 
subset of OWC and can be a complement to RF communication, or a 
replacement in contexts of data broadcasting.  
 
Using this technology, our intention is to achieve a steady system from 1 to 100 
MHz, where we can send data in a controlled environment. Once we keep a 
tight rein on this situation, we will try to reach further distance and to increase 
our bitrate.  
 
The essay has been divided in fourth main chapters, according theirs topics: 
 
 
 First one is an introductory chapter, where it is explained theory to get 
into character. It is summarized the concepts of wireless home 
communication, optical wireless communication and lastly it is mentioned 
how works an implemented Li-Fi system. Having all these concepts 
refreshed, it is finished the theoretical part. 
 
 Second chapter is made up by practical part. It has two long 
subchapters; hardware and software implementation. In these 
implementation blocks, it has been done all the field work.  
Both of them have been changing throughout the project in order to 
improve the system in accordance with the results obtained by tests 
done. Furthermore, all these changes are justified by comparative 
graphics, levels of signal, range of our devices, reliability and so on and 
so forth.  
 
 Third chapter sets forth results obtained when we have integrated all the 
part into our Li-Fi system. Moreover it is shown, how our system reacts 
when some parameters are modified. Lastly, there is self-criticism about 
what have been achieved and what have been expected. 
 
 Last one it is mentioned possible future tasks to get better results. Some 
of them can be easily implemented in our system, but others imply big 
changes in hardware or software, or even in both. 
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CHAPTER 1. OVERVIEW 
1.1. Wireless home communication 
 
In this section we will briefly review an introduction of wireless home 
communication and its vision. We then describe the main features of different 
technologies, from Wi-Fi, Bluetooth to OWC and other wireless protocols of 
today. Lastly, we will discuss the current implementation and future wireless 
applications. 
 
1.1.1. Introduction 
 
Wireless communications is, by any measure, the fastest growing segment of 
the communications industry. Cellular systems have experienced exponential 
growth over the last decade. Indeed, cellular phones have become a critical 
business tool and part of everyday life in most developed countries, and are 
rapidly supplanting antiquated wireline systems in many developing countries. 
In addition, wireless home communications are playing very important role too, 
and his evolution has having exponential growth.  
 
Many new applications, including wireless sensor networks, automated 
highways and factories, smart homes and appliances, and remote telemedicine, 
are being implemented by wireless home communication. This tendency 
indicates a bright future for these technologies. 
 
1.1.2. Vision  
 
The vision of wireless home communications supporting information exchange 
between people or devices is the communication frontier of the next few 
decades, and much of it already exists in some form. This vision will allow to 
use wireless technologies for computing home networks provides users with 
great mobility and comfort to use resources of the network anywhere in the 
home. Also, high bandwidth requirement is fully covered by current wireless 
technologies capabilities. However, there is a variety of the wireless networking 
technologies available on the market and sometimes there are significant 
technical differences between them. Thus, for us it is unclear which of the 
emerging technologies will become successors of so popular nowadays Wi-Fi 
and Bluetooth. The next section examines and compares capabilities of 
wireless technologies which can be used for the home networking. 
 
1.1.3. Technologies 
 
General speaking, the short-range wireless (wireless home communication) 
scene is currently held by five protocols: the Bluetooth, UWB, ZigBee, OWC 
and Wi-Fi. IEEE defines the physical and MAC layers for wireless 
communications over an action range around 10 - 100 meters. 
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Table 1.1 Comparison protocols. 
 
Standard Bluetooth UWB ZigBee Wi-Fi 
OWC 
(VLC) 
IEEE spec. 802.15.1 802.15.3 802.15.4 802.11a/b/g 802.15.7 
Frequency 
band 
2.4 GHz 
3.1-10.6 
GHz 
868/915 
MHz; 2,4 
GHz 
2.4 GHz; 5 
GHz 
400 – 
800 THz 
Max signal 
rate 
1 Mb/s 110 Mb/s 250 Kb/s 54 Mb/s 
1-500 
Mb/s 
Nominal 
range 
10 m 10 m 10 - 100 m 100 m 10 m 
Modulation 
type 
GFSK 
BPSK, 
QPSK 
BPSK, O-
QPSK 
BPSK, QPSK, 
COFDM, M-
QAM 
OOK, 
VPPM 
 
 
1.1.4. Current implementation 
 
All possible applications of a home network can be divided into four groups: 
computing, entertainment, communications and automation.  
 Computing for home networks means sharing of the computing 
resources across multiple PCs and devices at home. For instance, 
sharing of the data, files, peripherals (such as printers and scanners), 
mobile devices and home video recorders. 
 The market for entertainment applications such as gaming and 
audio/video is expected to be the killer application for home networking. 
And, in the last couple of years, we can see a tendency to creation of a 
centralized home entertainment network. 
 Communications applications such as telephony are by definition 
network applications. Home users can use voice over IP applications to 
make calls from their computers within the area of a home network.  
 Automation home networks are still only a draft of the future usability. It is 
supposed that automation home networks will connect security, lighting, 
and heating systems together for the purposes of the user’s convenience 
and energy management. All those concepts are still in development and 
discussed in the terms of so-called Smart home project.  
 
 
1.2. Optical wireless communication and visual light 
communication 
 
Once we know more about home communication, we will explain in more detail 
OWC. Indoor and outdoor OWC systems provide many advantages over other 
“traditional” wireless technologies, including significantly higher data rates and a 
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large amount of available licence-free frequency spectrum. Despite these major 
advantages, the widespread deployment of optical wireless systems is hindered 
by several challenges, such as the demand to maintain strict line-of-sight 
alignment between TX and RX in some outdoor applications; the need to 
combat attenuation due to adverse weather conditions such as fog, cloud, and 
turbulence; and most importantly retaining power levels within the eye safety 
limits. 
  
OWC can be divided in five categories determined by the range: 
 
1. Ultra-short range: chip-to-chip communications in stacked and closely 
packed multi-chip packages. 
2. Short range: wireless body area network and wireless personal area 
network applications under standard IEEE 802.15.7. 
3. Medium range: indoor IR and VLC for wireless local area 
networks and inter-vehicular and vehicle-to-infrastructure 
communications. 
4. Long range: inter-building connections, also called Free-Space 
Optical Communications. 
5. Ultra-long range: inter-satellite links. 
 
When OWC systems operate in the visible band (λ: 380–750 nm) are commonly 
referred to as VLC. VLC with LEDs as TX and RX enables low bitrate wireless 
ad-hoc networking. In addition, LED to LED VLC ad-hoc networks with VLC 
devices communicating with each other over free-space optical links typically 
achieve a throughput of less than a megabit per second at distances of no more 
than a few meters. On the other hand, these networks are useful for combining 
a smart illumination with low-cost networking.  
 
The results of that performance, confirm the recent claims about the potential of 
LED to LED VLC ad-hoc networks as a useful technology for sensor networks, 
smart and connected consumer devices, and the Internet of Things. 
 
 
 
 
 
 
 
 
 
 
 
 
 
   
Fig. 1.1 Wavelength spectrum of visible light. 
 
Overview   13 
1.3. Li-Fi system 
 
The use of the visible light spectrum in spite of radio frequencies to enable 
wireless data communication is the main feature of Li-Fi. It provides ubiquitous 
high-speed wireless access that offers substantially greater security, safety and 
data densities than Wi-Fi along with inherent properties that eliminate unwanted 
external network intrusion.  
Li-Fi is a disruptive technology which will shift business models and create 
opportunities ripe for exploitation. The dominance and lifetime of LED lighting 
has created a need for new business models in the lighting industry. The need 
to offer services, including new 
payment and financing models, 
creates an unprecedented 
opportunity for Li-Fi. 
The need for more capacity for 
mobile communications has an 
incredible impact on the need for 
more spectrum. Li-Fi operates in 
the unlicensed and safe visible 
light spectrum where the spatial 
reuse of bandwidth results in 
dramatic increases in the overall 
capacity of a wireless solution.  
 
 
 
 
 
 
 
 
 
 
Fig. 1.2 Schematic of a basic LI-FI 
system. 
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CHAPTER 2. IMPLEMENTATION 
2.1. Hardware 
 
In this section, it is explained which components have been used, how have 
been chosen and which results we have gotten. To do these tasks, we have 
taken into account other experiments conducted on the same issue [1][2]. 
 
To test the hardware implementations, we have worked with sinus as an input 
signal. It has been our choice because we can get easily it using a pulse 
generator (model employed: 81160A Pulse Function Arbitrary Noise Generator 
[3]) and change its parameters like frequency, delay, amplitude, phase and so 
on. 
 
2.1.1. Components 
 
Our hardware is integrated by several elements. Each one of these has been 
tested separately until we have got what we expected. Then, we have tested 
together. 
 
2.1.1.1. Transmitter 
 
The main component of this block is 
the LED (annex 1). It is responsible 
for transmitting our signal.   
LEDs are semiconductor diodes, 
electronic devices that permit current 
to flow in only one direction and when 
the bias voltage exceeds a certain 
turn-on value VA, it can operate in the 
linear region (work area). The turn-on 
voltage of the LED in this study is 
about 2.8 V. Therefore, in order to 
ensure the LED works in the linear 
region, the bias voltage should be 
higher than 2.8 V and lower than 3.8 
V. In this region is where we have to 
work all the time when we are 
transmitting information. Outside this area, there are non-linear effects, which 
avoid having good response.  
 
Characterization 
 
So as to get the best results, we have taken into account following features: 
 
Firstly, it is very important the viewing angle. It tells us how much the beam of 
light spreads out. Standard LEDs have a viewing angle (θ) of 30º but others 
Fig. 2.1 Typical LED current-voltage  
curve. 
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have a narrow beam, 15º or less. In our case has 15º because it will be easier 
to concentrate all the power to transmit our signal. On the other hand, LED must 
be carefully pointing to the receptor or we will not receive anything at all.  
 
Secondly, we have chosen a LED 
which works on blue band (λ: 450 
- 495 nm). The reason for this 
choice is because we want to 
implement a system on the 
visible band and the blue band is 
the most powerful. So, we should 
be able to cover further distance. 
 
Lastly, output intensity also plays 
an important role. This value is 
the power emitted by the LED in 
a particular direction (area). As 
bigger intensity LED has, larger 
distance it would cover. Output 
intensity may be given in two 
types of units: radiant intensity 
(IE) or luminous intensity (IV) at a typical forward current (e.g. 20 mA). 
Sometimes we want to know how much output power (POUT) produces our LED. 
So, we need to work with IE. Nevertheless, normally datasheets do not have this 
information, they just give IV. Following steps show how to find IE. 
 
We have to calculate the steradian 
(sr); it is the unit of solid-angle. 
This measurement provides the area 
where our light impacts and how the 
radiation intensity pattern depends 
on direction angle θ (formula 2.1). 
 
 
 
 
 
      ∬   ( )        (     ( ))  
 
  
            (2.1) 
 
 
Next, we have to use the luminous efficiency (K) parameter. It connects IV and 
IE and is usually given by datasheets. Formula 2.2 shows the relation: 
 
 
  
  
  
                      (2.2) 
 
 
Now, we just have to multiply IE by       and we obtain our POUT. 
Fig. 2.3 Steradian geometric relation. 
Fig. 2.2 Standard LED spectrum. 
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Table 2.1 LED main features. 
 
Wavelength (nm) 460 – 480 
Viewing angle (º) 15 
Luminous intensity (mcd) 12000 
Radiant intensity (mW/sr) 153.8  
Output power (mW) 32.92 
 
 
Now we know the main features of our LED, we move on to the building of TX. 
It has been evolving throughout the project. The reason of these changes is 
getting the most suitable transmitting device. It ought to have a powerful source 
of illumination (so we must enlarge the LED array) and ought to avoid possible 
radiation. The first objective is just a matter of number of LEDs. But radiation is 
more complex.  
 
To evaluate the improvements due to the changes, we have done next tests: 
 
Test 1: Evaluation according to the size of our array 
 
We have switched on our TX and RX, and we have measured the power of our 
RX at a particular distance. The values showed in Table 2.2, are the SNR 
values. 
 
Test 2: Evaluation of the radiation produced 
 
To carry out this test, we have used our TX and one antenna.  Then, we have 
switched on it and we have measured the level of power on this antenna. In this 
way, we know how much our TX radiates. The signal used to transmit was from 
1 to 100 MHz because we are interested in this frequency domain. We have 
written down the worst case, when we have had maximum radiation.  
 
Table 2.2 TX evolution. 
 
Version 
Transmitter 
implementation 
Description 
Test 1: 
Power 
received 
Test 2: 
Radiation 
A 
 
As we can observe, 
this first 
implementation has a 
4 LEDs array and 
none protection 
against radiation on 
the front side. 
5.88 dB 19.61 dB 
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B 
 
This second board 
has improved in both 
sections. It has a 
more powerful array 
(8 LEDs array) and 
we have covered up 
all the front side with 
a metallic paper. 
10.29 dB 18.29 dB 
C 
 This is the definitive 
TX. It has less LEDs 
because 6 are the 
maximum that the 
lamp accepts (as 
shown below). 
Now, we have used a 
metallic cover instead 
the metallic paper. 
8.86 dB 8.86 dB 
 
 
RESULTS: Results obtained in Test 1 are completely normal as we could 
expect. The more LEDs we have, the more power result we get. Approximately, 
each LED produces 1.3 dB of power. 
On the other hand, Test 2 shows how a good isolation can improve our 
radiation levels. 
 
As we have mentioned before, our definitive array has 6 LEDs. So, now it is 
interesting to analyse his circuit so as to find its equivalent impedance (REQ). 
Then, we will be able to know how much voltage has to be applied to work in 
the linear region and to know how to adapt the REQ if we would desire it.  
 
Knowing that one LED works at 3.2 V and 20 mA, we have applied Kirchhoff’s 
circuit laws and we have obtained: REQ = 106 Ω, VIN = 6.4 V and IIN= 60 mA. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2.4 Definitive TX schematic circuit. 
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This circuit has the distinctive feature that has not any extra resistor to set the 
current. The reason is because we have worked using a power supply, which 
allows to set there. But if we wanted to make it portable or more reliable, we 
should use add a resistor. 
 
2.1.1.2. Receiver 
 
The RX is made up basically by one 
photodiode. This device converts light 
into current. It has different modes of 
operation. In our case, we have 
worked in photoconductive mode. In 
this mode the diode is often reverse-
biased (with the cathode driven 
positive with respect to the anode). 
As a consequence, the response time 
is reduced because the additional 
reverse bias increases the width of 
the depletion layer (where will be 
exchange of electrons and holes). As 
side effect, the photoconductive mode 
tends to exhibit more electronic noise. 
So, there is a trade-off between the 
increased response time and the extra 
electric noise. 
 
Characterization 
 
Photodiode must fit with the features of our selected TX. So, it must work on the 
same range of frequency (on blue frequencies). Furthermore, we need that this 
component has a tiny time response. Thus, we will be able to work with higher 
frequency. All these important points are fulfilled by SFH-213 (annex 2). 
 
Table 2.3 Photodiode main features. 
 
 
 
In our case, having a response time of 5 ns, it is equivalent to have 200 MHz. 
 
In the same way, TX has had an improving process (see TX subsection), RX 
has also had one. In this case, we just have built two different models and the 
improvements were using a metallic cover to protect against radiation and using 
a SMA connector at input power supply. 
Wavelength (nm) 400 - 1100 
Viewing angle (º) 20 
Response time (ns) 5 
Reverse voltage (V) 50 
Fig. 2.5 Diode schematic working in 
photoconductive mode. 
Implementation   19 
 
 
Photodiode must be polarized and must work in photoconductive mode to get 
better performance. Our model has a maximum value of tension of 50 V. Up to 
this point; we can apply voltage without taking any risk.  
 
Once we have controlled the polarization, we have focus on the rest of the 
circuit. We have added some components like capacitors and resistor. Fig. 2.7 
shows the schematic circuit. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Each component has his own objective: 
 
• R1 causes the voltage drop.  • R2 sets the current in our circuit. 
• C1 removes direct current.  • C2/C3 stabilize power supply. 
Fig. 2.6 RX evolution. 
Fig. 2.7 Definitive RX schematic circuit. 
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2.1.1.3. Current driver 
 
As we have seen in previous subsection, our TX will be made up by a LED 
array. It means that we must bear in mind, how much current (60 mA) our 
system needs to run.  
 
Checking specification of our pulse generation, we have realized that it does not 
produce enough power, so we will need a device which produces the rest of the 
power. This device selected is a current driver, to be precise model 
THS3091DDA EVM (annex 3). It is a suitable choice because it works fine on 
our frequency range, has a high current output (so we will be able to work with 
larger arrays) and has a low distortion.  
 
Current driver will be also present when instead pulse generation, we work with 
USRP (see subsequent subsection), because it has the same power problem. 
 
2.1.1.4. Amplifier 
 
Theoretically, this component is not mandatory, although so recommendable. In 
accordance with our goals, as we work with very weak signals at the RX, we will 
need one (or more) with as much gain as be possible. Moreover, the amplifier 
must have good results on a wide range of frequency. At least, it should have 
the same photodiode range, so we can work with the spectrum available. The 
device selected is AD6630, from Analog Devices (annex 4). 
 
Characterization 
 
Our amplifier with its additional components has 200 Ω of input impedance (ZIN) 
and 400 Ω of output impedance (ZOUT). So, we have built a matching network to 
achieve maximum power transfer.  To build this network, we have used 
transformers. They are the perfect solution to carry through this task. On the 
one hand, transformers allow us to separate the amplifier from the connected 
device. In this way, we are protecting the whole system against possible electric 
problems. On the other hand, we can match whatever impedance playing with 
the relation between both the primary and secondary windings. 
 
In order to match with 50 Ω, we need to find the relation between our 
input/output with 50 Ω. Input has a 1:4 relation, whereas the output has a 1:8. 
Below, it is mathematically demonstrated for the output (formula 2.3). The same 
procedure is applied to the input.  
 
 
 
 
 
 
 
 
 
 
Fig. 2.8 Transformer schematic. 
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We have developed several versions designs, and we have improved bit by bit 
theirs features. All these versions have been implemented by CadSoft EAGLE 
PCB Design Software [4] taking into account recommendation given by 
manufacturers (e.g. Lab Ciruits). 
 
Note: First two PCB were made at university but last one was ordered Lab 
Circuits [5]. 
 
Version 1: 
 
This version 1 has the possibility to assemble two filters, one before the 
amplifier and other after. Additionally, it is possible to play with the clam level 
pin configuration. Depends on the position of the clam (high or low), we get a 
different amplification level, see fig 2.9. This position is controlled by a jumper 
which connects negative power supply with clam level high pin (CLHI) or clam 
level low pin (CLLO). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2.9 Functional block diagram. (annex 4) 
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The design of this first implementation is the very same proposed by the 
manufacture (annex 4). Even we have implemented test points. Hence, we can 
test our output signal. 
 
 
Top 
  
Bottom 
  
 
 
 
 
RESULTS: This board was useful to make an initial contact of how our amplifier 
worked and to test with the whole system. Furthermore, we have observed that 
in our frequency band (1 – 100 MHz), there was not so much interference noise. 
As a consequence, we decided not to implement filter in further versions. 
 
In conclusion, this board had some good results but it was not as good as we 
needed, so we decided to make a second version in order to get lower noise 
and remove filters. 
 
 
 
 
 
Fig. 2.10 Version 1 of amplifier. 
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Version 2: 
 
In this version 2, we have set the capacitor closer to the power supply. As a 
result, we have reduced part of the interference noise. Also, we have removed 
the filters because we did not need (if at the end we need we have them in an 
external device), as we mentioned above.  
 
Pin configuration now is fixed. We always work with CLHI because we can 
achieve a higher amplification. Lastly, we have forwarded the transformer. Then 
we have attached an extra metallic protection to the board so as to avoid 
interference.  
 
 
Top 
 
 
Bottom 
  
 
 
 
RESULTS: This version is much better than the first one. This time, we have 
fulfilled with all the parameters recommended and we have gotten lower noise 
but FM band. Unexpectedly, our tracks might be like an antenna and FM is 
amplifier together with our signal. So, this version is not ready, we have to solve 
FM problem. 
Fig. 2.11 Version 2 of amplifier. 
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Version 3: 
 
This definitive version is smaller than other two. Its size is half of the previous 
ones and we have the input in one side and the output in the other, in spite of 
having both at the same like before. With this distribution, we have tried to have 
a more symmetric board. This property is very important when we work with a 
differential signal as we do.  
 
 
Top 
  
Bottom 
  
 
 
 
RESULTS: This time, the results obtained are satisfactory. We have a good 
amplification and we have low level of noise in all spectrum. In summary, having 
both a reduced board and symmetric tracks has avoided having a non-wanted 
antenna and having a much better performance in our signal.  
 
2.1.1.5. USRP 
 
USRP is a range of radio communication system where components that have 
been typically implemented in hardware (e.g. mixers, filters, amplifiers, 
modulators/demodulators and so on.) are instead implemented by means of 
software on an embedded system designed by Ettus Research [6]. In other 
words, it is hardware which works with SDR. 
 
Fig. 2.12 Version 3 of amplifier. 
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Its way of working is pretty simple; 
just we have to connect our 
computer with USRP through 
Ethernet. Once we have 
established communication, we can 
create a signal on our computer. It 
will translate this code to his 
pertinent wave. 
 
Finally, Ettus offered a wide range 
of boards and modules to be 
implemented in the USRP. For this 
project, we have used the board 
N210 (annex 5) with modules 
BasicTx/Rx [7][8] which work from 1 MHz to 250 MHz. We have chosen this 
range because it was the most suitable for our system. 
 
2.1.1.6. Tee bias 
 
A bias tee is a three port network used for setting the DC bias point of some 
electronic components without disturbing other components. The bias tee is 
a diplexer. The low frequency port is used to set the bias; the high frequency 
port passes the radio frequency signals but blocks the biasing levels; the 
combined port connects to the device, which sees both the bias and RF. It is 
called a tee because the 3 ports are often arranged in the shape of a T. 
 
We have been testing ZFBT-282-1.5A+ (annex 6). It has a very good behaviour 
in almost all our frequency range (1 – 100 MHz). From 0 to 9 MHz it works 
badly because of its specifications (10 – 2500 MHz). 
 
 
ZFBT-282-1.5A+ 
  
 
Fig. 2.14 Tee bias ZFBT-282-1.5A+ (right), response at 70MHz (left). 
 
Fig. 2.13 USRP N210.[6] 
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Despite the good behaviour, this tee bias cannot work if the power supply 
exceeds 30V. For this reason, we have implemented our own bias tee. Its 
components can work with higher voltage levels. It will permit to supply LED 
array bigger; for instance a lamp. 
Our device is such a simple circuit, that it just has two components: a capacitor 
and a coil. To choose the value of these elements, we have used a program 
called Bias Tee Calculator [9]. It allows us to know, which the proper values of 
the component are, taking into account the relation between our RIN and ROUT. 
Then we have tested again in our frequency band. 
 
 
Own Tee bias 
 
 
In conclusion, both signal has a good SNR at 70 MHz (also the other 
frequencies), although ZFBT-282-1.5A+ has better results. It has a SNR 63.34 
dB higher and his noise level is 18.43 dB lower. However, our design can work 
with more power and his results are not unsatisfactory at all. 
 
2.1.2. Testing TX and RX 
 
In previous subsections (2.1.1.1 Transmitter and 2.1.1.2 Receiver) we have 
explained that both TX and RX have been improving. Nevertheless, we had not 
mentioned yet, how we had done the very first steps, before having a working 
and operational version.  
These steps are explained in this testing section. 
 
Following are detailed the evolution of the TX and RX considering our goal of 
having as much frequency band available as it is possible. To do that, we have 
set up all the system (pulse generator, power supplies, tee bias and so forth) 
with the exception of the amplifier.   
Fig. 2.15 Handmade tee bias (right), response at 70MHz (left). 
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Our first attempt was implemented in a breadboard to be in aware in which 
situation we find ourselves. Then we have been improving all the system until 
the system could work from 1 to 100 MHz.  
 
2.1.2.1. Breadboard 
 
As we have 
pointed out before, 
TX has been 
developed step by 
step. The first 
implementation 
was using a 
breadboard. This 
kind of board is 
usually used 
for prototyping. 
 
We have built our 
electronic circuit 
following examples 
of applications 
which their aim was 
having a high speed photodiode [10]. Then, we have chosen our component 
bearing in mind the specification of our LED and photodiode and what these 
applications recommended. At the end, we came to an agreement to combine 
by both sides. 
 
Definitive components of the circuit are described in previous subsection; 
2.1.1.2. Receiver. Table 2.4 shows what we obtained trying different 
frequencies. 
 
 
Table 2.4 Breadboard signals. 
 
Frequency 1MHz Frequency 2MHz 
  
Fig. 2.16 Breadboard implementation. 
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Frequency 5MHz Frequency 10MHz 
  
                   Input signal                                            Output signal 
 
 
RESULTS: Breadboard works fine up to 5 MHz. Last signal (10 MHz) is a fake. 
Although it looks like as if it is working properly, when we block the light emitted 
by the LED, we get the same signal. What is on the capture is radiation signal. 
So that, it does not allow us to work with RF, its limit is 5 MHz. 
 
As we can imagine, our results were not marvellous, but they were useful to 
know that we were making progress in the right direction. 
 
2.1.2.2. Perfboard 
 
The second step consists in using a perfboard instead the breadboard. In this 
way, we should achieve better results. To carry through this step, we have done 
some implementations. 
 
Implementation 1: 
 
In this first implementation, we have the TX and the RX together on the same 
perfboard. This board allows us to have an impression about how our signal 
behaves in this particular environment. 
 
 
Fig. 2.17 Perfboard implementation version 1. 
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Table 2.5 Perfboard signals version 1. 
 
Frequency 1MHz Frequency 2MHz 
  
Frequency 5MHz Frequency 10MHz 
 
 
 
 
Frequency 20MHz Frequency 25MHz 
 
 
 
                   Input signal                                              Output signal 
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RESULTS: Up to 25 MHz this implementation is more or less suitable. But if we 
would like to reach higher frequencies, this particular solution would not be 
available. Furthermore, the distance is almost zero, so we have to improve 
pretty much in this point. 
 
Implementation 2: 
 
In this second implementation, we have been using the version A of the TX and 
the first implementation of our RX (both of them are described in theirs 
corresponding subsection). 
 
Fig 2.18 shows how our setup was, whereas table 2.6 the results obtained. 
 
 
 
 
Table 2.6 Perfboard implementation version 2. 
 
Frequency 1MHz Frequency 10MHz 
 
 
 
 
Fig. 2.18 Perfboard implementation version 2. 
Implementation   31 
Frequency 20MHz Frequency 50MHz 
 
 
 
 
Input signal                                          Output signal 
 
 
RESULTS: This second version is able to work with RF and the quality has 
been improved quite a lot. Moreover, it allows us to start to change the distant 
between each module. However, we need to go further. Our desire is to have a 
good signal up to 100 MHz and to get as much distance as it is possible. So, we 
take one step more. 
 
Implementation 3: 
 
With this last implementation, we have used the definitive version of the RX and 
version C of the TX (see in theirs corresponding section). These two devices 
have set in their lamp structure fixed by magnets. This set up makes easier to 
work, and permit to adjust and to focus the devices.  
 
RESULTS: This 
time we have 
done test from 1 
to 100 MHz and 
we have 
separated until 
150 cm. Fig. 
2.19 shows the 
evolution of our 
SNR when we 
change distance 
or frequency or 
both. 
 
 
 
 
 
 
Fig. 2.19 SNR vs frequency vs distance evolution. 
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As can be seen, our SNR is much better when we work at closer distance and 
the frequency is low. Nevertheless, we have achieved better results compared 
to the second version. Now, we have reach communication up to 100MHz and 
additionally, we have overcome one meter. 
 
One the other hand, we 
have to pay attention what 
is happening at 10 MHz, 
because our system will 
run at this frequency. As 
was to be expected, at our 
interested frequency also 
decrease with distance.  
 
From the graph showed in 
fig. 2.20, we can extract 
approximately the 
mathematical function 
which relates distance and 
SNR. To get this equation 
(2.4), we have used an 
exponential regression, because it was the best approximation. 
 
 
                    (2.4) 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2.20 SNR vs distance evolution at 10 MHz. 
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2.1.3. Hardware Setup 
 
 
Fig. 2.21 Final hardware setup. 
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2.2. Software 
 
Once we have our entire hardware system ready, it is time to develop our signal 
using software. Up to this point, we have worked using a simple sinus. 
However, to have success communication system, it is mandatory to have 
implemented a signal modulated. For this reason, we have implemented it. 
 
2.2.1. ALOE 1.6 
 
To carry out with the software implementation, we have chosen ALOE 1.6 [11]. 
It is an open source framework for distributed real-time signal processing for 
SDR applications based on C.  
 
It has been very useful that software because it had already implemented some 
important blocks and libraries, which have allowed to develop quickly the 
modules required in a communication system.  
 
2.2.2. General modules 
 
All the communication systems based on ALOE 1.6 have several 
modules/functions which are in common. These modules are needed to achieve 
the simplest communication and they are described below: 
 
Reader/ Writer  
 
The reader, as his name points out, has the responsibility of taking the 
information from a specific file, from a specific root and keeping all this 
information in a variable which next module will use. 
 
On the other hand, the writer takes all the chars that gets from the system (to be 
exact, from the last module) and writes in a predetermined file. Sometimes, 
there is a function in writer module, which compares both original and received 
file and calculates the BER. 
 
CharToBit/ BitToChar 
 
CharToBit takes all the information 
obtained by the reader and 
converts every character (string of 
8 bits) into its 8 pertinent bits, which 
are kept in independent integer 
variables. This operation is in 
charge of an algorithm that makes 
a loop for each bit, then does a shift 
and lastly does a logic AND to get 
the bit. For a better understanding 
of this conversion, it is 
Fig. 2.22 ChartToBit work diagram. 
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recommendable to have a look at ASCII table (annex 7). That table shows the 
relation between chars and their translation into bits.  
 
On the contrary, BitToChart makes the opposite operation. This block 
concatenates 8 single bits in one string bit. Thus, it is possible to recover the 
initial character. 
 
Modulator/Demodulator 
 
These blocks are in all the system and they are the main characteristic that 
differs from one system to another. The modulator has the important role to 
modulate the waveform. It consists in varying one or more proprieties such as 
frequency, amplitude, phase or some of them at the same time. Thus, we can 
convey that waveform modulated (it has the data) inside another signal that can 
be physically transmitted.  
On the other side, demodulator performs the inverse operations of modulator. 
 
DAC/ADC 
 
They are responsible to connect our software program with the USRP and this 
one at the same time converts either digital into an analog signal (DAC) or 
performs the reverse function (ADC).  When we work with these modules, we 
have to configure properly all the parameters, which form our signal. 
 
Synchronizing sequence 
 
In order to have a proper demodulation, we need to know where our data starts. 
Then, we will be able to synchronise and recover the information. There are 
many ways to deal with this issue; one common technique is sending a non-
usual sequence with special mathematical proprieties, which permit to find it 
easily.   
Additionally, this sequence is also known by our receptor, so he does a 
correlation with the received data and finds out where information starts.  
  
2.2.3. OOK 
 
We have developed a communication 
system which employs a basic 
modulation called OOK. It is an 
amplitude-shift keying modulation that 
represents digital data as the presence 
or absence of a modulation wave. 
 
It is most commonly used to transmit 
Morse code, though for our essay it is 
enough. 
 
First of all, we have sketched which 
modules we need. Although, it is a 
Fig. 2.23 “hola” modulated by OOK. 
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basic modulation, it needs each of the 
modules mentioned in the adjacent 
subsection. 
In our case, modulator and 
demodulator was a simple function that 
added signal when was a 1 or nothing 
when was a 0. However, one important 
point was keeping the continuity of our 
signal despite there was a 0. 
 
 
 
2.2.3.1. Characterization 
 
OOK is not very complex signal, though we have to take care when we program 
with SDR so as to fulfil with real-time specification.  
 
In our system, we have defined as a real-time 7ms. Being honest is quite high 
this value considering that very complicated standard, like LTE, runs with 1ms. 
Nevertheless, our goal is not to deal with real-time, so we have tried to get a 
modulation as faster as it was possible but bearing in mind our main goal. 
 
On the other hand, when we defined the 
value of the real-time, what we are 
doing is fixing our time slot (TS) at this 
value. It means that our whole system 
has to be executed each time in TS.  
 
Now, we have our processing time 
restricted by TS, we have to build a 
system as much efficient as it is 
possible. 
 
First of all, we have fixed how many samples and which sampling frequency 
(FS) we wanted to work. But, we could not choose them freely, without 
restrictions, there is a mathematical relation (2.5) and we have to fulfil it. 
Furthermore, FS is limited by our computer. We cannot demand high 
frequencies if we work with non-powerful computer. We have to know its 
computational limitations. 
 
 
   
  
        
   (2.5) 
 
 
Then, once we have fixed our number of samples, there are two extra 
parameters that are closely related with parameters mentioned above and play 
an important role. Both of them have the same purpose but work in a different 
way. That purpose is having the maximum period per symbol. In this way, 
Fig. 2.24 OOK block diagram. 
Fig. 2.25 Functions done in each TS.  
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demodulation module would have fewer problems to decide if the symbol 
received is either a 0 or a 1. The parameters mentioned are duration and 
modulation frequency (FM). 
 
 Duration: is a value that multiply symbol duration time (TSYMBOL) by the 
factor selected (duration). Doing this operation, it will modify its final 
TSYMBOL and each bit will be “repeated” (we will have more sample of 
each bit) for the purpose of having more periods in it. For example, if you 
have to transmit “010” and you have a duration = 3, you will transmit 
“000111000”. As can be imagined, this parameter affects our useful 
number of samples transmitted per TS. Though, we transmit the same 
quantity of samples, most of them will be repeated. As a result, our 
useful number of sample is reduced. 
 
 FM: as higher it is, more periods fit in one symbol. Using this parameter 
our useful number of sample will not be reduced as it happened with 
duration. However, in accordance with Nyquist-Shanon sampling 
theorem (2.6), FM has limitation too. And we have to be very conscious, 
so that we have not got aliasing.  
 
 
   
  
 
    (2.6) 
 
 
Next, still remain other frequency: 
carrier frequency (FC). It is usually a 
much higher frequency than FM. The 
aim of the carrier is to transmit the 
information through space as 
an electromagnetic wave.  
 
Finally, we have built our synchronizing 
sequence and transmitted it in each TS. 
The election of this sequence is a very 
sensitive issue. On the one hand, the 
length of our sequence has a significant 
impact in our computational resource. If 
we do not consider it, we can lose real-
time. Moreover, that length will be 
reduced again our useful number of sampling because this sequence does not 
carry information. 
 
On the other hand, depends on the reliability of our synchronizing sequence, we 
will be able to decode correctly the information. It is fundamental that our 
receiver distinguish perfectly where there is the correlation peak. 
 
We have changed several times our sequence, in order to find the best one. We 
have verified it is essential that the sequence is not random but has 
mathematical proprieties to achieve a good correlation. Table 2.7 shows the 
result after the correlation. 
Fig. 2.26 Schematic description of 
different frequencies in our signal. 
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Table 2.7 Correlation obtained with different synchronizing sequences. 
 
Random sequence 
(“QWZX”) 
Barker’s sequence Zadoff Chu’s sequence 
Length = 32 bits Length = 13 bits Length = 128 bits 
   
 
 
RESULTS: Random sequence is not appropriate because there is not any clear 
peak of correlation.  However, barker sequence is more powerful. Although it 
has a shorter length, it produces an obvious peak of correlation. Lastly, Zadoff 
Chu sequence is the best option because it has the highest peak and in spite of 
its long length, our computer 
can work with real-time. 
Besides, this sequence is 
used in LTE standard, so we 
can be sure that it will work in 
the most efficient way.  
 
In fig. 2.27 we can see the  
Zadoff Chu’s sequence used 
in our system.  
One mathematical propriety 
easy to perceive in this 
sequence is the perfect 
symmetry.  
 
 
 
2.2.3.2. Testing TX and RX 
 
Similarly, we have individually tested hardware section, now we have to test our 
software section on its own. To do that, we have carried though some initial 
proofs.  
 
We have tested OOK using a couple of handmade antenna instead our lights. 
These antennas are just long wires (approximately 2m) winded in a plastic 
glass. Consequently, our antenna will not be able to work at high frequencies; 
just will be efficient at low frequencies. 
Fig. 2.27 Zadoff Chu’s sequence. 
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Although, our software setup is quite rudimentary, it permits to know if it 
correctly works. Table 2.8 shows which parameters have been used to do that 
test. 
 
 
Table 2.8 Configuration parameters OOK. 
 
TS (µs) 7000 
Number of sampling 1750 
Useful number of sampling 40 
FS (KHz) 250 
Duration 35 
FM (KHz) 100 
FC (MHz) 10 
Synchronizing sequence  Zadoff Chu 
 
 
Once we have configured our system, we have captured our signal at TX and 
RX on the oscilloscope and on spectrum analyser. 
 
 
  
SNR = 63.43 dB SNR = 45.37 dB 
 
Fig. 2.28 TX OOK frequency and time response (left), RX OOK frequency and 
time response (right). 
 
 
Looking fig. 2.28, it is easy to distinguish between 0 and 1 at RX OOK. So, we 
might have almost all the information well decoded.  
 
Finally, we have tested our BER at different distances to have an idea of our 
range limitations. To carry out with this task, we have worked with an OOK 
which works at FC = 10 MHz because we know (we have previously tested 
using the pulse generator and the oscilloscope) it has good response.  
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Table 2.9 BER using glasses like antennas at 10 MHz. 
 
Distance (cm) BER 
0 0.0 
5 0.0 
15 0.0 
50 0.0 
 
 
RESULTS: Software implementation has very good results. Our BER is 0 and 
distance is not playing an important role, at least until 50 cm. However, we have 
observed that our synchronism has a delay. As a consequence, our data is not 
well decoded after a short period. So that, our BER has a high value at the very 
beginning and later little by little is going down up to be almost 0. 
 
 
2.2.3.3. Software setup 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2.29 Final software setup. 
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CHAPTER 3. RESULTS AND CONCLUSIONS 
 
 
Once we have already tested both hardware and software implementations by 
their own, we have joined both parts to have the whole communication system 
available to test.  
 
For no apparent reason, when we have connected RX with amplifier, in spite of 
having a more powerful signal it has weakened. However, when we have 
separately re-tested them, they worked perfectly. We think the reason might be 
a problem related with ground, but we have not been able to solve it yet. This 
setback had limited our options, but we could make progressing anyways. 
 
Knowing our particular situation, we have done a first attempt using a tone as a 
signal sent. The goal of this test was to check the level of our signal from TX 
USRP to RX USRP and verified on oscilloscope and on spectrum analyser. In 
this way, we could get a rough idea of what power level arrived when we had to 
demodulate. Table 3.1 shows test points more relevant. 
On the other hand, we could extrapolate values obtained from tone to our 
modulation. Although, they are quite different, attenuation ratio should be similar 
in both signals.  
 
 
Table 3.1 Test points sending a pure tone. 
 
Output USRP Input TX Input USRP 
   
-3.14 dBm 4.0 dBm -56.0 dBm 
 
 
Our level of input USRP power was honestly low and to make matters worse, 
last week appeared again interference issues solved several weeks ago. 
Although, most of times we could demodulated correctly, sometimes our 
synchronism found false peak and decoded erroneously. Additionally, we could 
not distance too much from our focus or we would lose the signal.  
 
Next are detailed the results obtained at 10 MHz (table 3.2). As can be 
observed, distance plays a very important role. Up to 10 cm, we achieved quite 
good BER.  
Moreover, there are two graphics (fig 3.1 and fig 3.2) where is represented BER 
obtained with light and blocking it (so, radiation is present). 
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Table 3.2 BER using light like antennas at 10 MHz. 
 
Distance (cm) BER light BER radiation 
0 0 0.45 
5 0 0.46 
10 0.13 0.52 
20 0.26 0.48 
45 0,3 0.46 
 
 
 
RESULTS: Our system runs quite well when it works at 10 MHz, even can be its 
distance slightly modified. As was to be expected, the more frequency we have 
tried, the worse BER we have got until it finally has dramatically fallen. At this 
stage (BER around 0.5), we have stopped. It 
had no sense to follow (it is the same thing as 
having a random process). So, with these 
measures, we know which distance and 
frequency our system has none possible 
implementation. 
 
Concurrently, radiation was present at some 
frequencies and at some distances (for this 
reason we have done two measures, one with 
light and the other blocking it). Despite of its 
BER was normally around 0.5, randomly it has 
been lower and might alter some results.  
The main focus of this radiation may be our TX, 
so that, unfortunately we had to use TX version 
B because version C (definitive) has been 
ruined. Fig 3.3 shows TX and RX 
implementation. 
 
In conclusion, we have achieved to design and 
build a modulate light and send data. 
Obviously, the project is at a very early stage 
Fig. 3.1 Evolution BER (light). 
 
Fig. 3.2 Evolution BER (radiation). 
 
Fig. 3.3 TX and RX 
implementation. 
 
Results and conclusion   43 
and much work remains to be done. However, if we look at the bright side, the 
problems which avoid a completely successful transmission could be solved 
with not many changes. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 3.4 Whole system implementation. 
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CHAPTER 4. FUTURE TASKS 
 
 
In future tasks there are several points which can be improved to have better 
results. These points are both hardware improvements and software. Some of 
them are detailed next. 
 
 Our TX has a limited range because of the power intensity of its LEDs. 
One possible solution would be use a more powerful TX. Along the way, 
we have tried to deal with that problem implementing a partial solution. 
We have adapted a commercial light bulb, with a big LED array. 
However, we rejected this light because it picked up a lot of noise and it 
was not available to deal with it. 
 
 Other weakness was the directivity. When we chose our LED, we 
thought that was a good idea having viewing angle as narrow as it was 
possible. On the one hand, it has sense because we focused all the 
power intensity in one point, so it allowed to reach further. 
On the other hand, we have realized that having so directivity was 
neither convenient nor comfortable. Sometimes we have problems to 
point our TX and RX because the system is very sensitive to movements. 
 
 One possible solution for a big improvement in terms of bitrate and BER 
might be changing our modulation. We have unfinished business in this 
topic. Trying more advanced and robust modulation like QPSK or OFDM 
may be a big progress.  
On the other hand, if we want to keep on working with OOK, it should be 
mandatory in following version to add a CRC block in our modulation. We 
would not increase our bitrate, though our BER would improve. 
 
 Equalisation may be another good solution for having fewer errors. 
Estimating the response of our channel could help us to predict how our 
data might be modified and then we could correct it.  
If we decide to carry out with this idea, we should take into account how 
much computational resource would be needed to do this operation and 
keeping real-time. 
 
 Last but not least, implementing MIMO in our system would be an 
incredible progress. We would change our unidirectional communication 
system for MIMO. In this way, we would multiply the capacity of our link 
using multiple transmit and receive antennas. However, this 
implementation would have many side effects both in hardware design 
and software implementation. 
 
Nowadays, last wireless communication standards (like LTE) have 
integrated MIMO. So doing this “modification”, we would be up to date 
and we would be able to compete with these technologies. 
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HLMP-Cx1A/1B/2A/2B/3A/3B
New 5mm Blue and Green LED Lamps
Data Sheet
CAUTION: INGaN devices are Class 1C HBM ESD sensitive per JEDEC Standard. Please observe appropriate 
precautions during handling and processing. Refer to Application Note AN – 1142 for additional details.
Description
These high intensity blue and green T-1¾ package LEDs 
are untinted and non-diﬀused. Based on the most eﬃcient 
and cost eﬀective InGaN material technology and incor-
porating second generation optics they produce well 
deﬁned spatial radiation patterns at speciﬁc viewing cone 
angles. 
Advanced optical grade epoxy construction oﬀers 
superior high temperature and moisture resistance per-
formance in outdoor signal and sign applications. 
Features
 Well deﬁned spatial radiation pattern
 High luminous output
 Untinted, Non-diﬀused
 Available in Color:
– Blue 470nm
– Green 525nm
 Viewing Angle: 15°, 23° and 30°
 Standoﬀ or non-standoﬀ
 Superior resistance to moisture
Applications
 Commercial outdoor advertising
 Traﬃc Sign
 Variable Message Sign
2Package Dimensions
Drawing A (Non-standoﬀ)
Drawing B (Standoﬀ)
cathode
ﬂat
Cathode 
d
1.00 ± 0.20
0.039 ± 0.008
1.30 ± 0.15
0.051 ± 0.0068.70 ± 0.20
0.343 ± 0.008
5.00 ± 0.20
0.197 ± 0.008
5.80 ± 0.20
0.228 ± 0.008
2.54 ± 0.38
0.100 ± 0.015
0.70  max
0.028
31.60 min
1.244
 sq. typ.0.50 ± 0.10
0.020 ± 0.004
1.00 min
0.039
Viewing Angle d
HLMP-Cx1B 12.96±0.25
(0.510±0.010)
HLMP-Cx2B 12.32 ±0.25
(0.485±0.010)
HLMP-Cx3B 12.00±0.25
(0.472±0.010)
Notes:
1. All dimensions are in millimeters (inches) 
2. Leads are mild steel with tin plating.
3. The epoxy meniscus is 1.50mm max
1.00 ± 0.20
0.039 ± 0.008
0.70  max
0.028
8.70 ± 0.20
0.343 ± 0.008
5.00 ± 0.20
0.197 ± 0.008
31.60 min
1.244
Cathode 
1.00 min
0.039
 sq. typ.0.50 ± 0.10
0.020 ± 0.004
2.54 ± 0.38
0.100 ± 0.015
cathode
ﬂat
5.80 ± 0.20
0.228 ± 0.008
3Device Selection Guide
Part Number Color
Typical Viewing 
angle, 2½ (°) [4]
Luminous Intensity Iv (mcd) at 20 
mA [1,2,5] Standoﬀ /  
Non Standoﬀ
Package 
drawingMin Max
HLMP-CB1A-XY0DD Blue 15° 7200 12000 Non Standoﬀ A
HLMP-CB1A-XYBDD
HLMP-CB1A-XYCDD
HLMP-CB1B-XY0DD Standoﬀ B
HLMP-CB1B-XYBDD
HLMP-CB1B-XYCDD
HLMP-CB2A-VW0DD 23° 4200 7200 Non Standoﬀ A
HLMP-CB2A-VWBDD
HLMP-CB2A-VWCDD
HLMP-CB2B-VW0DD Standoﬀ B
HLMP-CB2B-VWBDD
HLMP-CB2B-VWCDD
HLMP-CB3A-UV0DD 30° 3200 5500 Non Standoﬀ A
HLMP-CB3A-UVBDD
HLMP-CB3A-UVCDD
HLMP-CB3B-UV0DD Standoﬀ B
HLMP-CB3B-UVBDD
HLMP-CB3B-UVCDD
HLMP-CM1A-450DD Green 15° 35000 59000 Non Standoﬀ A
HLMP-CM1A-45BDD
HLMP-CM1A-45CDD
HLMP-CM1B-450DD Standoﬀ B
HLMP-CM1B-45BDD
HLMP-CM1B-45CDD
HLMP-CM2A-120DD 23° 16000 27000 Non Standoﬀ A
HLMP-CM2A-12BDD
HLMP-CM2A-12CDD
HLMP-CM2B-120DD Standoﬀ B
HLMP-CM2B-12BDD
HLMP-CM2B-12CDD
HLMP-CM3A-Z10DD 30° 12000 21000 Non Standoﬀ A
HLMP-CM3A-Z1BDD
HLMP-CM3A-Z1CDD
HLMP-CM3B-Z10DD Standoﬀ B
HLMP-CM3B-Z1BDD
HLMP-CM3B-Z1CDD
Notes:
1.  The luminous intensity is measured on the mechanical axis of the lamp package and it is tested with pulsing condition.
2.  The optical axis is closely aligned with the package mechanical axis.
3.  Dominant wavelength, d, is derived from the CIE Chromaticity Diagram and represents the color of the lamp.
4.  ½ is the oﬀ-axis angle where the luminous intensity is half the on-axis intensity. 
5.  Tolerance for each bin limit is ± 15%
4Part Numbering System
Note: please refer to AB 5337 for complete information on part numbering system 
Packaging Option
DD: Ammo Pack
Color Bin Selection
0: Full Distribution
B: Color Bin 2 & 3
C: Color Bin 3 & 4
Maximum Intensity Bin 
0: No maximum intensity limit (refer to selection guide)
Minimum Intensity Bin 
Refer to Device Selection Guide
Viewing Angle and Lead Standoﬀs
1A: 15° without lead standoﬀ
1B: 15° with lead standoﬀ
2A: 23° without lead standoﬀ
2B: 23° with lead standoﬀ
3A: 30° without lead standoﬀ
3B: 30° with lead standoﬀ
Color
B: Blue 470
M: Green 525
HLMP  C  x  xx    x  x  x  xx
Absolute Maximum Ratings  
TJ = 25°C
Parameter Blue / Green Unit
DC Forward Current [1] 30 mA
Peak Forward Current 100 [2] mA
Power Dissipation 116 mW
Reverse Voltage 5 V
LED Junction Temperature 110 °C
Operating Temperature Range -40 to + 85 °C
Storage Temperature Range -40 to + 100 °C
Notes:
1. Derate linearly as shown in ﬁgure 4.
2. Duty Factor 10%, frequency 1KHz.
5Electrical / Optical Characteristics  
TJ = 25°C
Parameter Symbol Min. Typ. Max. Units Test Conditions
Forward Voltage
Green / Blue
VF
2.8 3.2 3.8
V IF = 20 mA
Reverse Voltage VR 5 V IR = 10 A
Dominant Wavelength[1]
Green
Blue
d
519.0
460.0
525.0
470.0
539.0
480.0
nm IF = 20 mA
Peak Wavelength
Green
Blue
PEAK
516
464
nm Peak of Wavelength of Spectral 
Distribution at IF = 20 mA
Spectral Half Width
Green
Blue
1/2
30
23
nm IF = 20mA
Thermal Resistance RJ-PIN 240 °C/W LED Junction-to-Pin
Luminous Eﬃcacy [2]
Green
Blue
V
518
78
lm/W Emitted Luminous Flux /
Emitted Radiant Flux
Thermal coeﬃcient of d
Green
Blue
0.028
0.024
nm/°C IF = 20 mA ; +25°C ≤ TJ ≤ +100°C
Notes:
1. The dominant wavelength is derived from the chromaticity Diagram and represents the color of the lamp
2. The radiant intensity, Ie in watts per steradian, may be found from the equation Ie = IV/V where IV is the luminous intensity in candelas and V is 
the luminous eﬃcacy in lumens/watt.
6Figure 1. Relative Intensity vs Wavelength Figure 2. Forward Current vs Forward Voltage
Figure 3. Relative Intensity vs Forward Current Figure 4. Maximum Forward Current vs Ambient Temperature
Figure 5. Relative Dominant Wavelength Shift vs Forward Current Figure 6. Radiation Pattern for 15°
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7Figure 7. Radiation Pattern for 23° Figure 8. Radiation Pattern for 30°
Figure 9. Relative Light Output vs Junction Temperature Figure 10. Relative Forward Voltage vs Junction Temperature
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Intensity Bin Limit Table (1.3:1 Iv bin ratio)
Bin
Intensity (mcd) at 20mA
Min Max
U 3200 4200
V 4200 5500
W 5500 7200
X 7200 9300
Y 9300 12000
Z 12000 16000
1 16000 21000
2 21000 27000
3 27000 35000
4 35000 45000
5 45000 59000
Tolerance for each bin limit is ± 15%
Green Color Bin Table
Bin Min Dom Max Dom
1 519.0 523.0
2 523.0 527.0
3 527.0 531.0
4 531.0 535.0
5 535.0 539.0
Tolerance for each bin limit is ± 0.5nm.
Blue Color Bin Table
Bin Min Dom Max Dom
1 460.0 464.0
2 464.0 468.0
3 468.0 472.0
4 472.0 476.0
5 476.0 480.0
Tolerance for each bin limit is ± 0.5nm.
Note: 
1. All bin categories are established for classiﬁcation of products. Products may not be available in all bin categories. Please contact your Avago 
representative for further information.
8Precautions:
Lead Forming:
 The leads of an LED lamp may be preformed or cut to 
length prior to insertion and soldering on PC board.
 For better control, it is recommended to use proper 
tool to precisely form and cut the leads to applicable 
length rather than doing it manually.
 If manual lead cutting is necessary, cut the leads after 
the soldering process. The solder connection forms a 
mechanical ground which prevents mechanical stress 
due to lead cutting from traveling into LED package. 
This is highly recommended for hand solder operation, 
as the excess lead length also acts as small heat sink.
Soldering and Handling:
 Care must be taken during PCB assembly and soldering 
process to prevent damage to the LED component. 
 LED component may be eﬀectively hand soldered 
to PCB. However, it is only recommended under 
unavoidable circumstances such as rework. The closest 
manual soldering distance of the soldering heat source 
(soldering iron’s tip) to the body is 1.59mm. Soldering 
the LED using soldering iron tip closer than 1.59mm 
might damage the LED.
 ESD precaution must be properly applied on the 
1.59mm
soldering station and personnel to prevent ESD 
damage to the LED component that is ESD sensitive. 
Do refer to Avago application note AN 1142 for details. 
The soldering iron used should have grounded tip to 
ensure electrostatic charge is properly grounded.
 Recommended soldering condition:
Wave  
Soldering [1, 2]
Manual Solder 
Dipping
Pre-heat temperature 105°C Max. -
Preheat time 60 sec Max -
Peak temperature 260°C Max. 260°C Max.
Dwell time 5 sec Max. 5 sec Max
Note: 
1. Above conditions refers to measurement with thermocouple 
mounted at the bottom of PCB.
2. It is recommended to use only bottom preheaters in order to reduce 
thermal stress experienced by LED.
 Wave soldering parameters must be set and maintained 
according to the recommended temperature and dwell 
time. Customer is advised to perform daily check on the 
soldering proﬁle to ensure that it is always conforming 
to recommended soldering conditions.
Note: 
1. PCB with diﬀerent size and design (component density) will have 
diﬀerent heat mass (heat capacity). This might cause a change in 
temperature experienced by the board if same wave soldering 
setting is used. So, it is recommended to re-calibrate the soldering 
proﬁle again before loading a new type of PCB.
Avago Technologies LED Conﬁguration 
 Any alignment ﬁxture that is being applied during 
wave soldering should be loosely ﬁtted and should 
not apply weight or force on LED. Non metal material 
is recommended as it will absorb less heat during wave 
soldering process.
 At elevated temperature, LED is more susceptible to 
mechanical stress. Therefore, PCB must allowed to cool 
down to room temperature prior to handling, which 
includes removal of alignment ﬁxture or pallet.
 If PCB board contains both through hole (TH) LED and 
other surface mount components, it is recommended 
that surface mount components be soldered on the 
top side of the PCB. If surface mount need to be on the 
bottom side, these components should be soldered 
using reﬂow soldering prior to insertion the TH LED.
 Recommended PC board plated through holes (PTH) 
size for LED component leads.
LED component 
lead size Diagonal
Plated through 
hole diameter
0.45 x 0.45 mm
(0.018x 0.018 inch)
0.636 mm
(0.025 inch)
0.98 to 1.08 mm
(0.039 to 0.043 inch)
0.50 x 0.50 mm
(0.020x 0.020 inch)
0.707 mm
(0.028 inch)
1.05 to 1.15 mm
(0.041 to 0.045 inch)
 Over-sizing the PTH can lead to twisted LED after 
clinching. On the other hand under sizing the PTH can 
cause diﬃculty inserting the TH LED.
 Refer to application note AN5334 for more information about 
soldering and handling of high brightness TH LED lamps.
CATHODE
InGaN Device
9Example of Wave Soldering Temperature Proﬁle for TH LED
Recommended solder: 
Sn63 (Leaded solder alloy)
SAC305 (Lead free solder alloy)
Flux: Rosin ﬂux
Solder bath temperature: 255°C ± 5°C 
(maximum peak temperature = 260°C)
Dwell time: 3.0 sec - 5.0 sec
(maximum = 5sec)
Note: Allow for board to be suﬃciently
cooled to room temperature before
exerting mechanical force.
60 sec Max
TIME (sec)
260°C Max
105°C Max
TE
M
PE
RA
TU
RE
 (°
C)
Ammo Packs Drawing
Note: The ammo-packs drawing is applicable for packaging option –DD & -ZZ and regardless standoﬀ or non-standoﬀ
6.35 ± 1.30
0.250 ± 0.051
12.70 ± 1.00
0.500 ± 0.039
9.125 ± 0.625
0.3595 ± 0.0245
18.00 ± 0.50
0.7085 ± 0.0195
0.70 ± 0.20
0.0275 ± 0.0075 A A
12.70 ± 0.30
0.500 ± 0.012
VIEW AA
4.00 ± 0.20
0.1575 ± 0.0075Ø
TYP.
20.5 ± 1.00
0.8070 ± 0.0394
CATHODE
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Packaging Box for Ammo Packs
Note: For InGaN device, the ammo pack packaging box contain ESD logo
Packaging Label
(i) Avago Mother Label: (Available on packaging box of ammo pack and shipping box)
LABEL ON THIS
SIDE OF BOX
FROM LEFT SIDE OF BOX
ADHESIVE TAPE MUST BE
FACING UPWARDS.
ANODE LEAD LEAVES
THE BOX FIRST.
(1P) Item: Part Number 
 
(1T) Lot: Lot Number 
 
LPN:  
 
(9D)MFG Date: Manufacturing Date  
 
(P) Customer Item:  
 
(V) Vendor ID:  
 
DeptID:           Made In: Country of Origin        
  
 
(Q) QTY: Quantity 
 
CAT: Intensity Bin 
 
BIN: Color Bin
 
(9D) Date Code: Date Code 
 
STANDARD LABEL LS0002 
RoHS Compliant 
e3       max temp 260C 
For product information and a complete list of distributors, please go to our web site:         www.avagotech.com
Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries.
Data subject to change.  Copyright © 2005-2009 Avago Technologies. All rights reserved.  
AV02-2228EN - December 15, 2009
(ii) Avago Baby Label (Only available on bulk packaging)
 
 
 
 
 
 
(1P) PART #: Part Number 
 
(1T) LOT #: Lot Number 
 
(9D)MFG DATE: Manufacturing Date 
 
C/O: Country of Origin 
Customer P/N:  
Supplier Code:  
QUANTITY: Packing Quantity 
 
CAT: Intensity Bin 
BIN: Color Bin 
DATECODE: Date Code 
 
RoHS Compliant 
e3       max temp 260C Lamps Baby Label 
DISCLAIMER: Avago’s products and software are not speciﬁcally designed, manufactured or authorized for 
sale as parts, components or assemblies for the planning, construction, maintenenace or direct operation of a  
nuclear facility or for use in medical devices or applications. Customer is solely responsible, and waives all rights to 
make claims against avago or its suppliers, for all loss, damage, expense or liability in connection with such use.
 
SFH 213 
SFH 213 FA
Silizium-PIN-Fotodiode mit sehr kurzer Schaltzeit 
Silicon PIN Photodiode with Very Short Switching Time 
Lead (Pb) Free Product - RoHS Compliant
SFH 213 SFH 213 FA
 Wesentliche Merkmale
• Speziell geeignet für Anwendungen im Bereich 
von 400 nm bis 1100 nm (SFH 213) und bei 
880 nm (SFH 213 FA)
• Kurze Schaltzeit (typ. 5 ns)
• 5 mm-Plastikbauform im LED-Gehäuse
• Auch gegurtet lieferbar 
Anwendungen
• Industrieelektronik
• „Messen/Steuern/Regeln“ 
• Schnelle Lichtschranken für Gleich- und 
Wechsellichtbetrieb
• LWL 
 
Typ 
Type 
Bestellnummer 
Ordering Code
SFH 213 Q62702P0930
SFH 213 FA Q62702P16712007-04-02Features
• Especially suitable for applications from 
400 nm to 1100 nm (SFH 213) and of 880 nm 
(SFH 213 FA)
• Short switching time (typ. 5 ns)
• 5 mm LED plastic package
• Also available on tape and reel 
Applications
• Industrial electronics
• For control and drive circuits
• Photointerrupters
• Fiber optic transmission systems
 1
SFH 213, SFH 213 FA 
Grenzwerte 
Maximum Ratings 
Bezeichnung 
Parameter
Symbol 
Symbol
Wert 
Value
Einheit 
Unit
Betriebs- und Lagertemperatur 
Operating and storage temperature range
Top; Tstg – 40 … + 100 °C
Sperrspannung 
Reverse voltage
VR 50 V
Verlustleistung 
Total power dissipation
Ptot 150 mW
Kennwerte (TA = 25 °C) 
Characteristics 
Bezeichnung 
Parameter
Symbol 
Symbol
Wert
Value
Einheit 
Unit
SFH 213 SFH 213 FA
Fotostrom 
Photocurrent 
VR = 5 V, Normlicht/standard light A, 
T = 2856 K, EV = 1000 lx 
VR = 5 V, λ = 870 nm, Ee = 1 mW/cm2
 
 
IP 
 
IP
 
 
135 (≥ 100) 
 
–
 
 
– 
 
90 (≥ 65)
 
 
μA 
 
μA
Wellenlänge der max. Fotoempfindlichkeit 
Wavelength of max. sensitivity
λS max 850 900 nm
Spektraler Bereich der Fotoempfindlichkeit 
S = 10% von Smax 
Spectral range of sensitivity 
S = 10% of Smax
λ 400 …1100 750 … 1100 nm
Bestrahlungsempfindliche Fläche 
Radiant sensitive area
A
 
1 1 mm2
Abmessung der bestrahlungsempfindlichen Fläche 
Dimensions of radiant sensitive area
L × B 
L × W
1 × 1 1 × 1 mm × mm
Halbwinkel 
Half angle
ϕ ± 10 ± 10 Grad 
deg.
Dunkelstrom, VR = 20 V 
Dark current
IR 1 (≤ 5) 1 (≤ 5) nA
Spektrale Fotoempfindlichkeit, λ = 870 nm 
Spectral sensitivity
Sλ 0.62 0.59 A/W
Quantenausbeute, λ = 870 nm 
Quantum yield
η 0.89 0.86 Electrons 
Photon2007-04-02 2
SFH 213, SFH 213 FALeerlaufspannung  
Open-circuit voltage 
Ev = 1000 Ix, Normlicht/standard light A, 
T = 2856 K 
Ee = 0.5 mW/cm2, λ = 870 nm
 
 
VO 
 
VO
 
 
430 (≥ 350) 
 
–
 
 
– 
 
380 (≥ 300)
 
 
mV 
 
mV
Kurzschlußstrom 
Short-circuit current 
Ev = 1000 Ix, Normlicht/standard light A, 
T = 2856 K 
Ee = 0.5 mW/cm2, λ = 870 nm
 
 
ISC 
 
ISC
 
 
125 
 
–
 
 
– 
 
42
 
 
μA 
 
μA
Anstiegs- und Abfallzeit des Fotostromes 
Rise and fall time of the photocurrent 
RL = 50 Ω; VR = 20 V; λ = 850 nm; Ip = 800 μA
tr, tf 5 5 ns
Durchlaßspannung, IF = 80 mA, E = 0  
Forward voltage
VF 1.3 1.3 V
Kapazität, VR = 0 V, f = 1 MHz, E = 0  
Capacitance
C0 11 11 pF
Temperaturkoeffizient von VO 
Temperature coefficient of VO
TCV – 2.6 – 2.6 mV/K
Temperaturkoeffizient von ISC 
Temperature coefficient of ISC 
Normlicht/standard light A  
λ = 870 nm
TCI  
 
0.18 
–
 
 
– 
0.2
%/K
Rauschäquivalente Strahlungsleistung 
Noise equivalent power 
VR = 10 V, λ = 870 nm
NEP 2.9 × 10– 14 2.9 × 10– 14
Nachweisgrenze, VR = 20 V, λ = 870 nm 
Detection limit
D* 3.5 × 1012 3.5 × 1012
Kennwerte (TA = 25 °C) 
Characteristics (cont’d)
Bezeichnung 
Parameter
Symbol 
Symbol
Wert
Value
Einheit 
Unit
SFH 213 SFH 213 FA
W
Hz
-----------
cm Hz×
W--------------------------2007-04-02 3
SFH 213, SFH 213 FARelative Spectral Sensitivity 
SFH 213, Srel = f (λ) 
 
Photocurrent IP = f (Ee), VR = 5 V 
Open-Circuit Voltage VO = f (Ee) 
SFH 213 FA 
Directional Characteristics 
Srel = f (ϕ) 
λ
OHF01034
0
relS
400 600 800 1000 1200
20
40
60
80
%
100
nm2007-04-02Relative Spectral Sensitivity 
SFH 213 FA, Srel = f (λ) 
 
Total Power Dissipation  
Ptot = f (TA) 
λ
OHF01773
0
relS
400 600 800 1000 1200
20
40
60
80
%
100
nm
T
OHF00394
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1604Photocurrent IP = f (Ev), VR = 5 V 
Open-Circuit Voltage VO = f (Ev) 
SFH 213 
Dark Current 
IR = f (VR), E = 0 
 
V
OHF01026
R
RΙ
0
410
310
210
10 1
pA
20 V 3010
SFH 213, SFH 213 FAMaßzeichnung 
Package Outlines
Maße in mm (inch) / Dimensions in mm (inch).
Lötbedingungen  
Soldering Conditions  
Wellenlöten (TTW) (nach CECC 00802) 
TTW Soldering (acc. to CECC 00802) 
Cathode (Diode)
GEXY6260Collector (Transistor)
5.7 (0.224)
5.1 (0.201)
1.8 (0.071)
1.2 (0.047)
Chip position
5.9 (0.232)
5.5 (0.217)
0.6 (0.024)
0.4 (0.016)
0.6 (0.024)
0.4 (0.016)
sp
ac
ing
2.5
4 (0
.10
0) 0.8
 (0.
031
)
0.5
 (0.
020
)
29 (1.142)
27 (1.063)
9.0 (0.354)
8.2 (0.323)
7.5 (0.295)
7.8 (0.307)
Area not flat
ø4
.8 
(0.1
89)
ø5
.1 
(0.2
01)
OHLY0598
0
0
50 100 150 200 250
50
100
150
200
250
300
T
t
C
s
235 C
10 s
C... 260
1. Welle
1. wave
2. Welle
2. wave
5 K/s 2 K/sca 200 K/s
C C... 130100
2 K/s
Zwangskühlung
forced cooling
Normalkurve
standard curve
Grenzkurven
limit curves2007-04-02 5
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HIGH-VOLTAGE, LOW-DISTORTION, CURRENT-FEEDBACK
OPERATIONAL AMPLIFIERS
2• Low Distortion The THS3091 and THS3095 are high-voltage,
low-distortion, high-speed, current-feedback– 77 dBc HD2 at 10 MHz, RL = 1 kΩ
amplifiers designed to operate over a wide supply– 69 dBc HD3 at 10 MHz, RL = 1 kΩ range of ±5 V to ±15 V for applications requiring
• Low Noise large, linear output signals such as Pin, Power FET,
– 14 pA/√Hz Noninverting Current Noise and VDSL line drivers.
– 17 pA/√Hz Inverting Current Noise The THS3095 features a power-down pin (PD) that
puts the amplifier in low power standby mode, and– 2 nV/√Hz Voltage Noise
lowers the quiescent current from 9.5 mA to 500 µA.
• High Slew Rate: 7300 V/µs (G = 5, VO = 20 VPP)
The wide supply range combined with total harmonic• Wide Bandwidth: 210 MHz (G = 2, RL = 100 Ω)
distortion as low as –69 dBc at 10 MHz, in addition,
• High Output Current Drive: ±250 mA to the high slew rate of 7300 V/µs makes the
• Wide Supply Range: ±5 V to ±15 V THS3091/5 ideally suited for high-voltage arbitrary
waveform driver applications. Moreover, having the• Power-Down Feature: (THS3095 Only)
ability to handle large voltage swings driving into
high-resistance and high-capacitance loads while
maintaining good settling time performance makes
• High-Voltage Arbitrary Waveform the devices ideal for Pin driver and PowerFET driver
• Power FET Driver applications.
• Pin Driver
The THS3091 and THS3095 are offered in an 8-pin
• VDSL Line Driver SOIC (D), and the 8-pin SOIC (DDA) packages with
PowerPAD™.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2PowerPAD is a trademark of Texas Instruments.
UNLESS OTHERWISE NOTED this document contains Copyright © 2003–2008, Texas Instruments Incorporated
PRODUCTION DATA information current as of publication date.
Products conform to specifications per the terms of Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
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These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
ORDERING INFORMATION (1)
PART NUMBER PACKAGE TYPE TRANSPORT MEDIA, QUANTITY
THS3091D Rails, 75
SOIC-8
THS3091DR Tape and Reel, 2500
THS3091DDA Rails, 75
SOIC-8-PP (2)
THS3091DDAR Tape and Reel, 2500
Power-down
THS3095D Rails, 75
SOIC-8
THS3095DR Tape and Reel, 2500
THS3095DDA Rails, 75
SOIC-8-PP (2)
THS3095DDAR Tape and Reel, 2500
(1) For the most current package and ordering information see the Package Option Addendum at the end
of this document, or see the TI web site at www.ti.com.
(2) The PowerPAD is electrically isolated from all other pins.
POWER RATING (2)
TJ = 125°CPACKAGE θJC (°C/W) θJA (°C/W) (1)
TA = 25°C TA = 85°C
D-8 38.3 97.5 1.02 W 410 mW
DDA-8 (3) 9.2 45.8 2.18 W 873 mW
(1) This data was taken using the JEDEC standard High-K test PCB.
(2) Power rating is determined with a junction temperature of 125°C. This is the point where distortion starts to substantially increase.
Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance and
long-term reliability.
(3) The THS3091 and THS3095 may incorporate a PowerPAD™ on the underside of the chip. This acts as a heatsink and must be
connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction
temperature which could permanently damage the device. See TI Technical Brief SLMA002 for more information about utilizing the
PowerPAD™ thermally enhanced package.
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MIN MAX UNIT
Dual supply ±5 ±15
Supply voltage V
Single supply 10 30
TA Operating free-air temperature –40 85 °C
over operating free-air temperature (unless otherwise noted) (1)
UNIT
VS- to VS+ Supply voltage 33 V
VI Input voltage ± VS
VID Differential input voltage ± 4 V
IO Output current 350 mA
Continuous power dissipation See Dissipation Ratings Table
TJ Maximum junction temperature, 150°C
TJ(2) Maximum junction temperature, continuous operation, long-term reliability 125°C
Tstg Storage temperature –65°C to 150°C
Lead temperature (3)
HBM 2000
ESD ratings CDM 1500
MM 150
(1) The absolute maximum ratings under any condition is limited by the constraints of the silicon process. Stresses above these ratings may
cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are
stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
(2) The maximum junction temperature for continuous operation is limited by package constraints. Operation above this temperature may
result in reduced reliability and/or lifetime of the device.
(3) See the MSL/Reflow Rating information provided with the material, or see TI's web site at www.ti.com for the latest information.
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VS = ±15 V, RF = 1.21 kΩ, RL = 100 Ω, and G = 2 (unless otherwise noted)
TYP OVER TEMPERATURE
PARAMETER TEST CONDITIONS 0°C to –40°C to MIN/TYP/25°C 25°C UNIT70°C 85°C MAX
AC PERFORMANCE
G = 1, RF = 1.78 kΩ, VO = 200 mVPP 235
G = 2, RF = 1.21 kΩ, VO = 200 mVPP 210
Small-signal bandwidth, –3 dB
G = 5, RF = 1 kΩ, VO = 200 mVPP 190
MHz TYP
G = 10, RF = 866 Ω, VO = 200 mVPP 180
0.1-dB bandwidth flatness G = 2, RF = 1.21 kΩ, VO = 200 mVPP 95
Large-signal bandwidth G = 5, RF = 1 kΩ , VO = 4 VPP 135
G = 2, VO = 10-V step, RF = 1.21 kΩ 5000
Slew rate (25% to 75% level) V/µs TYP
G = 5, VO = 20-V step, RF = 1 kΩ 7300
Rise and fall time G = 2, VO = 5-VPP, RF = 1.21 kΩ 5 ns TYP
Settling time to 0.1% G = –2, VO = 2 VPP step 42
ns TYP
Settling time to 0.01% G = –2, VO = 2 VPP step 72
Harmonic distortion
RL = 100Ω 66
2nd Harmonic distortion
RL = 1 kΩ 77G = 2, RF = 1.21 kΩ, dBc TYPVO = 2 VPP, f = 10 MHz RL = 100 Ω 74
3rd Harmonic distortion
RL = 1 kΩ 69
Input voltage noise f > 10 kHz 2 nV / √Hz TYP
Noninverting input current noise f > 10 kHz 14 pA / √Hz TYP
Inverting input current noise f > 10 kHz 17 pA / √Hz TYP
NTSC 0.013%
Differential gain
PAL 0.011%G = 2, RL = 150 Ω, TYPRF = 1.21 kΩ NTSC 0.020°
Differential phase
PAL 0.026°
DC PERFORMANCE
Transimpedance VO = ±7.5 V, Gain = 1 850 350 300 300 kΩ MIN
Input offset voltage 0.9 3 4 4 mV MAX
VCM = 0 V
Average offset voltage drift ±10 ±10 µV/°C TYP
Noninverting input bias current 4 15 20 20 µA MAX
VCM = 0 V
Average bias current drift ±20 ±20 nA/°C TYP
Inverting input bias current 3.5 15 20 20 µA MAX
VCM = 0 V
Average bias current drift ±20 ±20 nA/°C TYP
Input offset current 1.7 10 15 15 µA MAX
VCM = 0 V
Average offset current drift ±20 ±20 nA/°C TYP
INPUT CHARACTERISTICS
Common-mode input range ±13.6 ±13.3 ±13 ±13 V MIN
Common-mode rejection ratio VCM = ±10 V 69 62 59 59 dB MIN
Noninverting input resistance 1.3 MΩ TYP
Noninverting input capacitance 0.1 pF TYP
Inverting input resistance 30 Ω TYP
Inverting input capacitance 1.4 pF TYP
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ELECTRICAL CHARACTERISTICS (continued)
VS = ±15 V, RF = 1.21 kΩ, RL = 100 Ω, and G = 2 (unless otherwise noted)
TYP OVER TEMPERATURE
PARAMETER TEST CONDITIONS 0°C to –40°C to MIN/TYP/25°C 25°C UNIT70°C 85°C MAX
OUTPUT CHARACTERISTICS
RL = 1 kΩ ±13.2 ±12.8 ±12.5 ±12.5
Output voltage swing V MIN
RL = 100 Ω ±12.5 ±12.1 ±11.8 ±11.8
Output current (sourcing) RL = 40 Ω 280 225 200 200 mA MIN
Output current (sinking) RL = 40 Ω 250 200 175 175 mA MIN
Output impedance f = 1 MHz, Closed loop 0.06 Ω TYP
POWER SUPPLY
Specified operating voltage ±15 ±16 ±16 ±16 V MAX
Maximum quiescent current 9.5 10.5 11 11 mA MAX
Minimum quiescent current 9.5 8.5 8 8 mA MIN
Power supply rejection (+PSRR) VS+ = 15.5 V to 14.5 V, VS– = 15 V 75 70 65 65 dB MIN
Power supply rejection (–PSRR) VS+ = 15 V, VS– = –15.5 V to –14.5 V 73 68 65 65 dB MIN
POWER-DOWN CHARACTERISTICS (THS3095 ONLY)
VS+ –4 V MAX
REF voltage range (1)
VS– V MIN
PD ≥ REFEnable V MIN+2
Power-down voltage level (1)
PD ≤ REFDisable V MAX+0.8
Power-down quiescent current PD = 0V 500 700 800 800 µA MAX
VPD = 0 V, REF = 0 V, 11 15 20 20
VPD quiescent current µA MAX
VPD = 3.3 V, REF = 0 V 11 15 20 20
Turnon time delay 90% of final value 60
µs TYP
Turnoff time delay 10% of final value 150
(1) For detailed information on the behavior of the power-down circuit, see the power-down functionality and power-down reference sections
in the Application Information section of this data sheet.
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VS = ±5 V, RF = 1.15 kΩ, RL = 100 Ω, and G = 2 (unless otherwise noted)
TYP OVER TEMPERATURE
PARAMETER TEST CONDITIONS 0°C to –40°C to MIN/TYP/25°C 25°C UNIT70°C 85°C MAX
AC PERFORMANCE
G = 1, RF = 1.78 kΩ, VO = 200 mVPP 190
G = 2, RF = 1.15 kΩ, VO = 200 mVPP 180
Small-signal bandwidth, –3 dB
G = 5, RF = 1 kΩ, VO = 200 mVPP 160
MHz TYP
G = 10, RF = 866 Ω, VO = 200 mVPP 150
0.1-dB bandwidth flatness G = 2, RF = 1.15 kΩ, VO = 200 mVPP 65
Large-signal bandwidth G = 2, RF = 1.15 kΩ , VO = 4 VPP 160
G = 2, VO= 5-V step, RF = 1.21 kΩ 1400
Slew rate (25% to 75% level) V/µs TYP
G = 5, VO= 5-V step, RF = 1 kΩ 1900
Rise and fall time G = 2, VO = 5-V step, RF = 1.21 kΩ 5 ns TYP
Settling time to 0.1% G = –2, VO = 2 VPP step 35
ns TYP
Settling time to 0.01% G = –2, VO = 2 VPP step 73
Harmonic distortion
RL = 100 Ω 77
2nd Harmonic distortion
RL = 1 kΩ 73G = 2, RF = 1.15 kΩ, dBc TYPVO = 2 VPP, f = 10 MHz RL = 100 Ω 70
3rd Harmonic distortion
RL = 1 kΩ 68
Input voltage noise f > 10 kHz 2 nV / √Hz TYP
Noninverting input current noise f > 10 kHz 14 pA / √Hz TYP
Inverting input current noise f > 10 kHz 17 pA / √Hz TYP
NTSC 0.027%
Differential gain
PAL 0.025%G = 2, RL = 150 Ω, TYPRF = 1.15 kΩ NTSC 0.04°
Differential phase
PAL 0.05°
DC PERFORMANCE
Transimpedance VO = ±2.5 V, Gain = 1 700 250 200 200 kΩ MIN
Input offset voltage 0.3 2 3 3 mV MAX
VCM = 0 V
Average offset voltage drift ±10 ±10 µV/°C TYP
Noninverting input bias current 2 15 20 20 µA MAX
VCM = 0 V
Average bias current drift ±20 ±20 nA/°C TYP
Inverting input bias current 5 15 20 20 µA MAX
VCM = 0 V
Average bias current drift ±20 ±20 nA/°C TYP
Input offset current 1 10 15 15 µA MAX
VCM = 0 V
Average offset current drift ±20 ±20 nA/°C TYP
INPUT CHARACTERISTICS
Common-mode input range ±3.6 ±3.3 ±3 ±3 V MIN
Common-mode rejection ratio VCM = ±2.0 V, VO = 0 V 66 60 57 57 dB MIN
Noninverting input resistance 1.1 MΩ TYP
Noninverting input capacitance 1.2 pF TYP
Inverting input resistance 32 Ω TYP
Inverting input capacitance 1.5 pF TYP
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ELECTRICAL CHARACTERISTICS (continued)
VS = ±5 V, RF = 1.15 kΩ, RL = 100 Ω, and G = 2 (unless otherwise noted)
TYP OVER TEMPERATURE
PARAMETER TEST CONDITIONS 0°C to –40°C to MIN/TYP/25°C 25°C UNIT70°C 85°C MAX
OUTPUT CHARACTERISTICS
RL = 1 kΩ ±3.4 ±3.1 ±2.8 ±2.8
Output voltage swing V MIN
RL = 100 Ω ±3.1 ±2.7 ±2.5 ±2.5
Output current (sourcing) RL = 10 Ω 180 140 120 120 mA MIN
Output current (sinking) RL = 10 Ω –160 –140 –120 –120 mA MIN
Output impedance f = 1 MHz, Closed loop 0.09 Ω TYP
POWER SUPPLY
Specified operating voltage ±5 ±4.5 ±4.5 ±4.5 V MAX
Maximum quiescent current 8.2 9 9.5 9.5 mA MAX
Minimum quiescent current 8.2 7 6.5 6.5 mA MIN
Power supply rejection (+PSRR) VS+ = 5.5 V to 4.5 V, VS– = 5 V 73 68 63 63 dB MIN
Power supply rejection (–PSRR) VS+ = 5 V, VS– = –4.5 V to –5.5 V 71 65 60 60 dB MIN
POWER-DOWN CHARACTERISTICS (THS3095 ONLY)
VS+ –4 V MAX
REF voltage range (1)
VS– V MIN
PD ≥ REFEnable V MIN+2
Power-down voltage level (1)
PD ≤ REFDisable V MAX+0.8
Power-down quiescent current PD = 0V 300 500 600 600 µA MAX
VPD = 0 V, REF = 0 V, 11 15 20 20
VPD quiescent current µA MAX
VPD = 3.3 V, REF = 0 V 11 15 20 20
Turnon time delay 90% of final value 60
µs TYP
Turnoff time delay 10% of final value 150
(1) For detailed information on the behavior of the power-down circuit, see the power-down functionality and power-down reference sections
in the Application Information section of this data sheet.
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TYPICAL CHARACTERISTICS (±15 V) (continued)
3RD HARMONIC DISTORTION 2ND HARMONIC DISTORTION 3RD HARMONIC DISTORTION
vs vs vs
FREQUENCY FREQUENCY FREQUENCY
Figure 10. Figure 11. Figure 12.
2ND HARMONIC DISTORTION 3RD HARMONIC DISTORTION HARMONIC DISTORTION
vs vs vs
FREQUENCY FREQUENCY OUTPUT VOLTAGE SWING
Figure 13. Figure 14. Figure 15.
HARMONIC DISTORTION SLEW RATE SLEW RATE
vs vs vs
OUTPUT VOLTAGE SWING OUTPUT VOLTAGE STEP OUTPUT VOLTAGE STEP
Figure 16. Figure 17. Figure 18.
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TYPICAL CHARACTERISTICS (±15 V) (continued)
SLEW RATE NOISE
vs vs
OUTPUT VOLTAGE STEP FREQUENCY SETTLING TIME
Figure 19. Figure 20. Figure 21.
QUIESCENT CURRENT QUIESCENT CURRENT
vs vs
SETTLING TIME SUPPLY VOLTAGE FREQUENCY
Figure 22. Figure 23. Figure 24.
INPUT BIAS AND
OUTPUT VOLTAGE OFFSET CURRENT INPUT OFFSET VOLTAGE
vs vs vs
LOAD RESISTANCE CASE TEMPERATURE CASE TEMPERATURE
Figure 25. Figure 26. Figure 27.
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TYPICAL CHARACTERISTICS (±15 V) (continued)
TRANSIMPEDANCE REJECTION RATIO
vs vs NONINVERTING SMALL-SIGNAL
FREQUENCY FREQUENCY TRANSIENT RESPONSE
Figure 28. Figure 29. Figure 30.
INVERTING LARGE-SIGNAL INVERTING LARGE-SIGNAL
TRANSIENT RESPONSE TRANSIENT RESPONSE OVERDRIVE RECOVERY TIME
Figure 31. Figure 32. Figure 33.
CLOSED-LOOP OUTPUT
DIFFERENTIAL GAIN DIFFERENTIAL PHASE IMPEDANCE
vs vs vs
NUMBER OF LOADS NUMBER OF LOADS FREQUENCY
Figure 34. Figure 35. Figure 36.
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TYPICAL CHARACTERISTICS (±5 V)
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TYPICAL CHARACTERISTICS (±15 V) (continued)
POWER-DOWN QUIESCENT
CURRENT
vs TURNON AND TURNOFF
SUPPLY VOLTAGE TIME DELAY
Figure 37. Figure 38.
NONINVERTING SMALL-SIGNAL INVERTING SMALL-SIGNAL 0.1-dB GAIN FLATNESS
FREQUENCY RESPONSE FREQUENCY RESPONSE FREQUENCY RESPONSE
Figure 39. Figure 40. Figure 41.
NONINVERTING LARGE-SIGNAL INVERTING LARGE-SIGNAL
FREQUENCY RESPONSE FREQUENCY RESPONSE SETTLING TIME
Figure 42. Figure 43. Figure 44.
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TYPICAL CHARACTERISTICS (±5 V) (continued)
2ND HARMONIC DISTORTION 3RD HARMONIC DISTORTION 2ND HARMONIC DISTORTION
vs vs vs
FREQUENCY FREQUENCY FREQUENCY
Figure 45. Figure 46. Figure 47.
3RD HARMONIC DISTORTION HARMONIC DISTORTION HARMONIC DISTORTION
vs vs vs
FREQUENCY OUTPUT VOLTAGE SWING OUTPUT VOLTAGE SWING
Figure 48. Figure 49. Figure 50.
SLEW RATE SLEW RATE SLEW RATE
vs vs vs
OUTPUT VOLTAGE STEP OUTPUT VOLTAGE STEP OUTPUT VOLTAGE STEP
Figure 51. Figure 52. Figure 53.
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TYPICAL CHARACTERISTICS (±5 V) (continued)
INPUT BIAS AND
QUIESCENT CURRENT OUTPUT VOLTAGE OFFSET CURRENT
vs vs vs
FREQUENCY LOAD RESISTANCE CASE TEMPERATURE
Figure 54. Figure 55. Figure 56.
REJECTION RATIO
OVERDRIVE RECOVERY vs
TIME FREQUENCY
Figure 57. Figure 58.
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APPLICATION INFORMATION
WIDEBAND, NONINVERTING OPERATION
_
+
THS3091
RF
1.21  kΩ
49.9 Ω
0.1 µF 6.8 µF
−VS
−15 V
RG
50-Ω Source
+
VI
0.1 µF 6.8 µF
+
+VS
15 V
1.21  kΩ
49.9 Ω
50-Ω LOAD
THS3091
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Current-feedback amplifiers are highly dependent on
the feedback resistor RF for maximum performanceThe THS3091/5 are unity gain stable 235-MHz
and stability. Table 1 shows the optimal gain-settingcurrent- feedback operational amplifiers, designed to
resistors RF and RG at different gains to giveoperate from a ±5-V to ±15-V power supply.
maximum bandwidth with minimal peaking in the
Figure 59 shows the THS3091 in a noninverting gain frequency response. Higher bandwidths can be
of 2-V/V configuration typically used to generate the achieved, at the expense of added peaking in the
performance curves. Most of the curves were frequency response, by using even lower values for
characterized using signal sources with 50-Ω source RF. Conversely, increasing RF decreases the
impedance, and with measurement equipment bandwidth, but stability is improved.
presenting a 50-Ω load impedance.
Table 1. Recommended Resistor Values for
Optimum Frequency Response
THS3091 and THS3095 RF and RG values for minimal peaking
with RL = 100 Ω
SUPPLY VOLTAGEGAIN (V/V) RG (Ω) RF (Ω)(V)
±15 – 1.78 k
1
±5 – 1.78 k
±15 1.21 k 1.21 k
2
±5 1.15 k 1.15 k
±15 249 1 k
5
±5 249 1 k
±15 95.3 866
10
±5 95.3 866
–1 ±15 and ±5 1.05 k 1.05 k
Figure 59. Wideband, Noninverting Gain –2 ±15 and ±5 499 1 kConfiguration
–5 ±15 and ±5 182 909
–10 ±15 and ±5 86.6 866
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WIDEBAND, INVERTING OPERATION
_
+
THS309149.9 Ω
50-Ω Source
VI
+VS
RF
1.21 kΩRG
1.21 kΩ
+VS
2
+VS
2
_
+
THS3091499 Ω
50-Ω Source
VI
VS
RF
1 kΩ
+VS
2
+VS
2
56.2 Ω
RG
RT
RT
49.9 Ω
49.9 Ω
50-Ω LOAD
50-Ω LOAD
_
+
THS3091
RG
499 Ω
0.1 µF 6.8 µF
−VS
−15 V
50-Ω Source
+
VI
0.1 µF 6.8 µF
+
+VS15 V
RF
1 kΩ
RM
56.2 Ω
49.9 Ω
50-Ω LOAD
Video Distribution
SINGLE-SUPPLY OPERATION
+
−
75 Ω
75 Ω
75 Ω
75 Ω
75 Ω
n Lines
VO(1)
VO(n)
75-Ω Transmission Line
VI
1.21 kΩ 1.21 kΩ
−15 V
15 V
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Figure 60 shows the THS3091 in a typical inverting
gain configuration where the input and output
impedances and signal gain from Figure 59 are
retained in an inverting circuit configuration.
Figure 61. DC-Coupled, Single-Supply OperationFigure 60. Wideband, Inverting Gain
Configuration
The wide bandwidth, high slew rate, and high output
drive current of the THS3091/5 matches the demandsThe THS3091/5 have the capability to operate from a for video distribution for delivering video signals downsingle-supply voltage ranging from 10 V to 30 V. multiple cables. To ensure high signal quality withWhen operating from a single power supply, biasing minimal degradation of performance, a 0.1-dB gainthe input and output at mid-supply allows for the flatness should be at least 7x the passbandmaximum output voltage swing. The circuits shown in frequency to minimize group delay variations from theFigure 61 show inverting and noninverting amplifiers amplifier. A high slew rate minimizes distortion of theconfigured for single-supply operations. video signal, and supports component video and
RGB video signals that require fast transition times
and fast settling times for high signal quality.
Figure 62. Video Distribution Amplifier
Application
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Placing a small series resistor, RISO, between the
amplifier’s output and the capacitive load, as shownApplications such as FET line drivers can be highly in Figure 64, is an easy way of isolating the loadcapacitive and cause stability problems for capacitance.high-speed amplifiers.
Using a ferrite chip in place of RISO, as shown inFigure 63 through Figure 68 show recommended Figure 65, is another approach of isolating the outputmethods for driving capacitive loads. The basic idea of the amplifier. The ferrite's impedance characteristicis to use a resistor or ferrite chip to isolate the phase versus frequency is useful to maintain theshift at high frequency caused by the capacitive load low-frequency load independence of the amplifierfrom the amplifier’s feedback path. See Figure 63 for while isolating the phase shift caused by therecommended resistor values versus capacitive load. capacitance at high frequency. Use a ferrite with
similar impedance to RISO, 20 Ω to 50 Ω, at 100 MHz
and low impedance at dc.
Figure 66 shows another method used to maintain
the low-frequency load independence of the amplifier
while isolating the phase shift caused by the
capacitance at high frequency. At low frequency,
feedback is mainly from the load side of RISO. At high
frequency, the feedback is mainly via the 27-pF
capacitor. The resistor RIN in series with the negative
input is used to stabilize the amplifier and should be
equal to the recommended value of RF at unity gain.
Replacing RIN with a ferrite of similar impedance at
about 100 MHz as shown in Figure 67 gives similar
results with reduced dc offset and low-frequency
Figure 63. Recommended RISO vs Capacitive Load noise. (See the ADDITIONAL REFERENCE
MATERIAL section for expanding the usability of
current-feedback amplifiers.)
Figure 64.
Figure 66.
Figure 65.
Copyright © 2003–2008, Texas Instruments Incorporated Submit Documentation Feedback 19
Product Folder Link(s): THS3091 THS3095
_+
VS
−VS
49.9 Ω
5.11 Ω
1 µF
249 Ω
VS
27 pF
1 kΩ
RF
RG FB 100-Ω LOAD
FIN
_
+
VS
−VS
_
+
VS
−VS −VS
VS
866 Ω
866 Ω
191 Ω
5.11 Ω
5.11 Ω
SAVING POWER WITH POWER-DOWN
_
+
VS
−VS
1 kΩ
5.11 Ω
249 Ω
VS
_
+
VS
−VS
1 kΩ
5.11 Ω
249 Ω
24.9 Ω
24.9 Ω
1 nF
THS3091
THS3095
SLOS423G–SEPTEMBER 2003–REVISED OCTOBER 2008........................................................................................................................................ www.ti.com
Figure 67.
Figure 68 is shown using two amplifiers in parallel to
double the output drive current to larger capacitive Figure 69. PowerFET Drive Circuit
loads. This technique is used when more output
current is needed to charge and discharge the load
faster like when driving large FET transistors.
FUNCTIONALITY AND SETTING
THRESHOLD LEVELS WITH THE
REFERENCE PIN
The THS3095 features a power-down pin (PD) which
lowers the quiescent current from 9.5 mA down to
500 µA, ideal for reducing system power.
The power-down pin of the amplifier defaults to the
positive supply voltage in the absence of an applied
voltage, putting the amplifier in the power-on mode of
operation. To turn off the amplifier in an effort to
conserve power, the power-down pin can be driven
towards the negative rail. The threshold voltages for
power-on and power-down are relative to the supply
rails and are given in the specification tables. Above
the Enable Threshold Voltage, the device is on.Figure 68. Below the Disable Threshold Voltage, the device is
off. Behavior in between these threshold voltages is
Figure 69 shows a push-pull FET driver circuit typical not specified.
of ultrasound applications with isolation resistors to
Note that this power-down functionality is just that;isolate the gate capacitance from the amplifier.
the amplifier consumes less power in power-down
mode. The power-down mode is not intended to
provide a high-impedance output. In other words, the
power-down functionality is not intended to allow use
as a 3-state bus driver. When in power-down mode,
the impedance looking back into the output of the
amplifier is dominated by the feedback and
gain-setting resistors, but the output impedance of the
device itself varies depending on the voltage applied
to the outputs.
Figure 70 shows the total system output impedance
which includes the amplifier output impedance in
parallel with the feedback plus gain resistors, which
cumulate to 2380 Ω. Figure 59 shows this circuit
configuration for reference.
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The recommended mode of operation is to tie the
REF pin to midrail, thus setting the enable/disable
thresholds to Vmidrail + 2.0 V and Vmidrail + 0.8 V
respectively.
POWER-DOWN THRESHOLD VOLTAGE LEVELS
SUPPLY REFERENCE PIN ENABLE DISABLE
VOLTAGE (V) VOLTAGE (V) LEVEL (V) LEVEL (V)
±15, ±5 0.0 2.0 0.8
±15 2.0 4.0 2.8
±15 –2.0 0.0 –1.2
±5 1.0 3.0 1.8
±5 –1.0 1.0 –0.2
+30 15 17 15.8
Figure 70. Power-Down Output Impedance vs +10 5.0 7.0 5.8
Frequency
Note that if the REF pin is left unterminated, it will
float to the positive rail and will fall outside of theAs with most current feedback amplifiers, the internal
recommended operating range given above (VS– ≤architecture places some limitations on the system
VREF ≤ VS+ – 4 V). As a result, it will no longer servewhen in power-down mode. Most notably is the fact
as a reliable reference for the PD pin and thethat the amplifier actually turns ON if there is a ±0.7 V
enable/disable thresholds given above will no longeror greater difference between the two input nodes
apply. If the PD pin is also left unterminated, it will(V+ and V–) of the amplifier. If this difference
also float to the positive rail and the device will beexceeds ±0.7 V, the output of the amplifier creates an
enabled. If balanced, split supplies are used (±Vs)output voltage equal to approximately [(V+ – V–) –0.7
and the REF and PD pins are grounded, the deviceV] × Gain. This also implies that if a voltage is applied
will be disabled.to the output while in power-down mode, the V– node
voltage is equal to VO(applied) × RG/(RF + RG). For low
gain configurations and a large applied voltage at the
TECHNIQUES FOR OPTIMALoutput, the amplifier may actually turn ON due to the
PERFORMANCEaforementioned behavior.
Achieving optimum performance with aThe time delays associated with turning the device on
high-frequency amplifier, like the THS3091/5,and off are specified as the time it takes for the
requires careful attention to board layout parasitic andamplifier to reach either 10% or 90% of the final
external component types.output voltage. The time delays are in the order of
microseconds because the amplifier moves in and out Recommendations that optimize performance include:
of the linear mode of operation in these transitions.
• Minimize parasitic capacitance to any ac ground
for all of the signal I/O pins. Parasitic capacitance
on the output and input pins can cause instability.OPERATION To reduce unwanted capacitance, a window
around the signal I/O pins should be opened in allIn addition to the power-down pin, the THS3095
of the ground and power planes around thosefeatures a reference pin (REF) which allows the user
pins. Otherwise, ground and power planes shouldto control the enable or disable power-down voltage
be unbroken elsewhere on the board.levels applied to the PD pin. In most split-supply
applications, the reference pin is connected to • Minimize the distance [< 0.25 inch (6,35 mm)]
ground. In either case, the user needs to be aware of from the power supply pins to high-frequency
voltage-level thresholds that apply to the power-down 0.1-µF and 100-pF decoupling capacitors. At the
pin. The tables below show examples and illustrate device pins, the ground and power plane layout
the relationship between the reference voltage and should not be in close proximity to the signal I/O
the power-down thresholds. In the table, the threshold pins. Avoid narrow power and ground traces to
levels are derived by the following equations: minimize inductance between the pins and the
decoupling capacitors. The power supplyPD ≤ REF + 0.8 V for disable
connections should always be decoupled withPD ≥ REF + 2.0 V for enable
these capacitors. Larger (6.8 µF or more)
where the usable range at the REF pin is tantalum decoupling capacitors, effective at lower
frequency, should also be used on the mainVS– ≤ VREF ≤ (VS+ – 4 V).
supply pins. These may be placed somewhat
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farther from the device and may be shared among signal loss intrinsic to a doubly terminated
several devices in the same area of the PC board. transmission line is acceptable, implement a
matched impedance transmission line using• Careful selection and placement of external
microstrip or stripline techniques (consult an ECLcomponents preserve the high-frequency
design handbook for microstrip and stripline layoutperformance of the THS3091/5. Resistors should
techniques). A 50-Ω environment is not necessarybe a low reactance type. Surface-mount resistors
onboard, and in fact, a higher impedancework best and allow a tighter overall layout. Again,
environment improves distortion as shown in thekeep their leads and PC board trace length as
distortion versus load plots. With a characteristicshort as possible. Never use wirebound type
board trace impedance based on board materialresistors in a high-frequency application. Because
and trace dimensions, a matching series resistorthe output pin and inverting input pins are the
into the trace from the output of the THS3091/5 ismost sensitive to parasitic capacitance, always
used as well as a terminating shunt resistor at theposition the feedback and series output resistors,
input of the destination device. Remember alsoif any, as close as possible to the inverting input
that the terminating impedance is the parallelpins and output pins. Other network components,
combination of the shunt resistor and the inputsuch as input termination resistors, should be
impedance of the destination device; this totalplaced close to the gain-setting resistors. Even
effective impedance should be set to match thewith a low parasitic capacitance shunting the
trace impedance. If the 6-dB attenuation of aexternal resistors, excessively high resistor values
doubly terminated transmission line iscan create significant time constants that can
unacceptable, a long trace can be series-degrade performance. Good axial metal-film or
terminated at the source end only. Treat the tracesurface-mount resistors have approximately 0.2
as a capacitive load in this case. This does notpF in shunt with the resistor. For resistor values >
preserve signal integrity as well as a doubly2 kΩ, this parasitic capacitance can add a pole
terminated line. If the input impedance of theand/or a zero that can effect circuit operation.
destination device is low, there is some signalKeep resistor values as low as possible,
attenuation due to the voltage divider formed byconsistent with load-driving considerations.
the series output into the terminating impedance.
• Connections to other wideband devices on the
• Socketing a high-speed part like the THS3091/5 isboard may be made with short direct traces or
not recommended. The additional lead length andthrough onboard transmission lines. For short
pin-to-pin capacitance introduced by the socketconnections, consider the trace and the input to
can create an extremely troublesome parasiticthe next device as a lumped capacitive load.
network which can make it almost impossible toRelatively wide traces [0.05 inch (1,3 mm) to 0.1
achieve a smooth, stable frequency response.inch (2,54 mm)] should be used, preferably with
Best results are obtained by soldering theground and power planes opened up around
THS3091/5 parts directly onto the board.them. Estimate the total capacitive load and
determine if isolation resistors on the outputs are
necessary. Low parasitic capacitive loads (< 4 pF)
may not need an RS because the THS3091/5 are
nominally compensated to operate with a 2-pF
parasitic load. Higher parasitic capacitive loads
without an RS are allowed as the signal gain
increases (increasing the unloaded phase
margin). If a long trace is required, and the 6-dB
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The THS3091/5 are available in a
thermally-enhanced PowerPAD family of packages.
These packages are constructed using a downset
leadframe on which the die is mounted [see
Figure 71(a) and Figure 71(b)]. This arrangement
results in the lead frame being exposed as a thermal
pad on the underside of the package [see
Figure 71(c)]. Because this thermal pad has direct
thermal contact with the die, excellent thermal
performance can be achieved by providing a good
thermal path away from the thermal pad. Note that
devices such as the THS3091/5 have no electrical
connection between the PowerPAD and the die.
The PowerPAD package allows for both assembly
and thermal management in one manufacturing
operation. During the surface-mount solder operation
(when the leads are being soldered), the thermal pad
can also be soldered to a copper area underneath the Figure 72. DDA PowerPAD PCB Etch and Via
package. Through the use of thermal paths within this Pattern
copper area, heat can be conducted away from the
package into either a ground plane or other
heat-dissipating device.
1. PCB with a top-side etch pattern is shown inThe PowerPAD package represents a breakthrough
Figure 72. There should be etch for the leads asin combining the small area and ease of assembly of
well as etch for the thermal pad.surface mount with the, heretofore, awkward
mechanical methods of heatsinking. 2. Place 13 holes in the area of the thermal pad.
These holes should be 0.01 inch (0,254 mm) in
diameter. Keep them small so that solder wicking
through the holes is not a problem during reflow.
3. Additional vias may be placed anywhere along
the thermal plane outside of the thermal pad
area. This helps dissipate the heat generated by
the THS3091/5 IC. These additional vias may be
larger than the 0.01-inch (0,254 mm) diameter
Figure 71. Views of Thermal Enhanced Package vias directly under the thermal pad. They can be
larger because they are not in the thermal pad
area to be soldered so that wicking is not aAlthough there are many ways to properly heatsink
problem.the PowerPAD package, the following steps illustrate
the recommended approach. 4. Connect all holes to the internal ground plane.
Note that the PowerPAD is electrically isolated
from the silicon and all leads. Connecting the
PowerPAD to any potential voltage such as VS– is
acceptable as there is no electrical connection to
the silicon.
5. When connecting these holes to the ground
plane, do not use the typical web or spoke via
connection methodology. Web connections have
a high thermal resistance connection that is
useful for slowing the heat transfer during
soldering operations. This makes the soldering of
vias that have plane connections easier. In this
application, however, low thermal resistance is
desired for the most efficient heat transfer.
Therefore, the holes under the THS3091/5
PowerPAD package should make their
connection to the internal ground plane with a
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POWER DISSIPATION AND THERMAL
Resultsare With No Air Flow and PCB Size =
3 inches x 3 inches (76,2 mm x 76,2 mm)
DESIGN TOOLS
Evaluation Fixtures, Spice Models, and
PDmax
Tmax TA
JA
where:
PDmax is the maximum power dissipation in the amplifier (W).
Tmax is the absolute maximum junction temperature (°C).
TA is the ambient temperature (°C).
q JA =  q JC + q CA
q JC is the thermal coefficient from the silicon junctions to the
case (°C/W).
q CA is the thermal coefficient from the case to ambient air
(°C/W).
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complete connection around the entire above and detailed in the PowerPAD application note
circumference of the plated-through hole. (SLMA002). The following graph also illustrates the
effect of not soldering the PowerPAD to a PCB. The6. The top-side solder mask should leave the
thermal impedance increases substantially which mayterminals of the package and the thermal pad
cause serious heat and performance issues. Be surearea with its 13 holes exposed. The bottom-side
to always solder the PowerPAD to the PCB forsolder mask should cover the 13 holes of the
optimum performance.thermal pad area. This prevents solder from
being pulled away from the thermal pad area
during the reflow process.
7. Apply solder paste to the exposed thermal pad
area and all of the IC terminals.
8. With these preparatory steps in place, the IC is
simply placed in position and run through the
solder reflow operation as any standard
surface-mount component. This results in a part
that is properly installed.
CONSIDERATIONS
The THS3091/5 incorporates automatic thermal
shutoff protection. This protection circuitry shuts down
the amplifier if the junction temperature exceeds
approximately 160°C. When the junction temperature
reduces to approximately 140°C, the amplifier turns
on again. But, for maximum performance and
reliability, the designer must ensure that the design
does not exceed a junction temperature of 125°C.
Between 125°C and 150°C, damage does not occur, Figure 73. Maximum Power Distribution vsbut the performance of the amplifier begins to Ambient Temperaturedegrade and long-term reliability suffers. The thermal
characteristics of the device are dictated by the
When determining whether or not the device satisfiespackage and the PC board. Maximum power
the maximum power dissipation requirement, it isdissipation for a given package can be calculated
important to consider not only quiescent powerusing the following formula.
dissipation, but also dynamic power dissipation. Often
times, this is difficult to quantify because the signal
pattern is inconsistent, but an estimate of the RMS
power dissipation can provide visibility into a possible
problem.
Application Support
Texas Instruments is committed to providing its
customers with the highest quality of applications
support. To support this goal, an evaluation board
has been developed for the THS3091/5 operational
amplifier. The board is easy to use, allowing forFor systems where heat dissipation is more critical,
straightforward evaluation of the device. Thethe THS3091 and THS3095 are offered in an 8-pin
evaluation board can be ordered through the TexasSOIC (DDA) with PowerPAD package. The thermal
Instruments Web site, www.ti.com, or through yourcoefficient for the PowerPAD packages are
local Texas Instruments sales representative.substantially improved over the traditional SOIC.
Maximum power dissipation levels are depicted in the Computer simulation of circuit performance using
graph for the available packages. The data for the SPICE is often useful when analyzing the
PowerPAD packages assume a board layout that performance of analog circuits and systems. This is
follows the PowerPAD layout guidelines referenced particularly true for video and RF-amplifier circuits
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where parasitic capacitance and inductance can have
a major effect on circuit performance. A SPICE model
for the THS3091/5 is available through the Texas
Instruments Web site (www.ti.com). The Product
Information Center (PIC) is also available for design
assistance and detailed product information. These
models do a good job of predicting small-signal ac
and transient performance under a wide variety of
operating conditions. They are not intended to model
the distortion characteristics of the amplifier, nor do
they attempt to distinguish between the package
types in their small-signal ac performance. Detailed
information about what is and is not modeled is
contained in the model file itself.
Figure 75. THS3091 EVM Board Layout
(Top Layer)
Figure 74. THS3091 EVM Circuit Configuration
Figure 76. THS3091 EVM Board Layout
(Second and Third Layers)
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Figure 77. THS3091 EVM Board Layout
(Bottom Layer)
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Table 2. Bill of Materials
THS3091DDA and THS3095DDA EVM (1)
SMD REFERENCE PCB MANUFACTURER'S DISTRIBUTOR'SITEM DESCRIPTION SIZE DESIGNATOR QTY PART NUMBER PART NUMBER
1 Bead, Ferrite, 3 A, 80 Ω 1206 FB1, FB2 2 (Steward) HI1206N800R-00 (Digi-Key) 240-1010-1-ND
2 Cap, 6.8 µF, Tantalum, 50 V, 10% D C3, C6 2 (AVX) TAJD685K050R (Garrett) TAJD685K050R
3 Cap, 0.1 µF, ceramic, X7R, 50 V 0805 C9, C10 2 (2) (AVX) 08055C104KAT2A (Garrett) 08055C104KAT2A
4 Cap, 0.1 µF, ceramic, X7R, 50 V 0805 C4, C7 2 (AVX) 08055C104KAT2A (Garrett) 08055C104KAT2A
5 Resistor, 0 Ω, 1/8 W, 1% 0805 R9 1(2) (KOA) RK73Z2ALTD (Garrett) RK73Z2ALTD
6 Resistor, 249 Ω, 1/8 W, 1% 0805 R3 1 (KOA) RK73H2ALTD2490F (Garrett) RK73H2ALTD2490F
7 Resistor, 1 kΩ, 1/8 W, 1% 0805 R4 1 (KOA) RK73H2ALTD1001F (Garrett) RK73H2ALTD1001F
8 Open 1206 R8 1
9 Resistor, 0 Ω, 1/4 W, 1% 1206 R1 1 (KOA) RK73Z2BLTD (Garrett) RK73Z2BLTD
10 Resistor, 49.9 Ω, 1/4 W, 1% 1206 R2, R7 2 (KOA) RK73Z2BLTD49R9F (Garrett) RK73Z2BLTD49R9F
11 Open 2512 R5, R6 2
Header, 0.1-inch (2,54 mm) centers,12 JP1, JP2 2 (2) (Sullins) PZC36SAAN (Digi-Key) S1011-36-ND0.025-inch (6,35 mm) square pins
13 Connector, SMA PCB Jack J1, J2, J3 3 (Amphenol) 901-144-8RFX (Newark) 01F2208
Jack, banana receptacle,14 J4, J5, J6 3 (SPC) 813 (Newark) 39N8670.25-inch (6,35 mm) dia. hole
15 Test point, black TP1, TP2 2 (Keystone) 5001 (Digi-Key) 5001K-ND
Standoff, 4-40 hex,16 4 (Keystone) 1808 (Newark) 89F19340.625-inch (15,9 mm) length
Screw, Phillips, 4-40,17 4 SHR-0440-016-SN0.25-inch (6,35 mm)
IC, THS3091(3) (TI) THS3091DDA (3)18 U1 1IC, THS3095(2) (TI) THS3095DDA(2)
(TI) EDGE # 6446289 Rev. A(3)19 Board, printed-circuit 1 (TI) EDGE # 6446290 Rev. A(2)
(1) All items are designated for both the THS3091DDA and THS3095 EVMs unless otherwise noted.
(2) THS3095 EVM only.
(3) THS3091 EVM only.
• PowerPAD™ Made Easy, application brief (SLMA004)
• PowerPAD™ Thermally Enhanced Package, technical brief (SLMA002)
• Voltage Feedback vs Current Feedback Amplifiers, (SLVA051)
• Current Feedback Analysis and Compensation (SLOA021)
• Current Feedback Amplifiers: Review, Stability, and Application (SBOA081)
• Effect of Parasitic Capacitance in Op Amp Circuits (SLOA013)
• Expanding the Usability of Current-Feedback Amplifiers, 3Q 2003 Analog Applications Journal
(www.ti.com/sc/analogapps).
space
Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision F (February, 2007) to Revision G ............................................................................................ Page
• Changed common-mode rejection ratio specifications from 78 dB (typ) to 69 dB (typ); from 68 dB at +25°C to 62
dB; from 65 dB at (0°C to +70°C) and (–40°C to +85°C) to 59 dB. ...................................................................................... 4
• Corrected load resistor value for output current specification (sourcing and sinking) from RL = 40 Ω to RL = 10 Ω ............ 7
• Changed output current (sourcing) specifications from 200 mA (typ) to 180 mA (typ); from 160 mA at +25°C to 140
mA; from 140 mA at (0°C to +70°C) and (–40°C to +85°C) to 120 mA ................................................................................ 7
• Corrected output current (sinking) specifications from 180 mA (typ) to –160 mA (typ); from 150 mA at +25°C to –140
mA; from 125 mA at (0°C to +70°C) and (–40°C to +85°C) to –120 mA .............................................................................. 7
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PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing
Pins Package
Qty
Eco Plan
(2)
Lead/Ball Finish
(6)
MSL Peak Temp
(3)
Op Temp (°C) Device Marking
(4/5)
Samples
THS3091D ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM -40 to 85 3091
THS3091DDA ACTIVE SO PowerPAD DDA 8 75 Green (RoHS
& no Sb/Br)
CU SN Level-1-260C-UNLIM -40 to 85 3091
THS3091DDAG3 ACTIVE SO PowerPAD DDA 8 75 Green (RoHS
& no Sb/Br)
CU SN Level-1-260C-UNLIM -40 to 85 3091
THS3091DDAR ACTIVE SO PowerPAD DDA 8 2500 Green (RoHS
& no Sb/Br)
CU SN Level-1-260C-UNLIM -40 to 85 3091
THS3091DDARG3 ACTIVE SO PowerPAD DDA 8 2500 Green (RoHS
& no Sb/Br)
CU SN Level-1-260C-UNLIM -40 to 85 3091
THS3091DG4 ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM -40 to 85 3091
THS3091DR ACTIVE SOIC D 8 2500 Green (RoHS
& no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM -40 to 85 3091
THS3095D ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM -40 to 85 3095
THS3095DDA ACTIVE SO PowerPAD DDA 8 75 Green (RoHS
& no Sb/Br)
CU SN Level-1-260C-UNLIM -40 to 85 3095
THS3095DDAG4 ACTIVE SO PowerPAD DDA 8 75 Green (RoHS
& no Sb/Br)
CU SN Level-1-260C-UNLIM -40 to 85 3095
THS3095DDAR ACTIVE SO PowerPAD DDA 8 2500 Green (RoHS
& no Sb/Br)
CU SN Level-1-260C-UNLIM -40 to 85 3095
THS3095DG4 ACTIVE SOIC D 8 75 Green (RoHS
& no Sb/Br)
CU NIPDAU Level-1-260C-UNLIM -40 to 85 3095
 
(1)
 The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
 
(2)
 Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD:  The Pb-Free/Green conversion plan has not been defined.
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Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based  die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br)  and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
 
(3)
 MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
 
(4)
 There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
 
(5)
 Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
 
(6)
 Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
 
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
 
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
 
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type
Package
Drawing
Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
(mm)
Pin1
Quadrant
THS3091DDAR SO
Power 
PAD
DDA 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
THS3091DR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
THS3095DDAR SO
Power 
PAD
DDA 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1
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*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
THS3091DDAR SO PowerPAD DDA 8 2500 367.0 367.0 35.0
THS3091DR SOIC D 8 2500 367.0 367.0 35.0
THS3095DDAR SO PowerPAD DDA 8 2500 367.0 367.0 35.0
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IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
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Differential, Low Noise IF Gain
Block with Output Clamping
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FEATURES
24 dB Gain
4 dB Noise Figure
Easy Match to SAW Filters
Output Limiter Adjustable +8.5 dBm to +12 dBm
700 MHz Bandwidth
10 V Single or Dual 5 V Power Supply
300 mW Power Dissipation
APPLICATIONS
ADC IF Drive Amp
Communications Receivers
PCS/Cellular Base Stations
GSM, CDMA, TDMA
PRODUCT DESCRIPTION
The AD6630 is an IF gain block designed to interface between
SAW filters and differential input analog-to-digital converters.
The AD6630 has a fixed gain of 24 dB and has been optimized
for use with the AD6600 and AD6620 in digitizing narrowband
IF carriers in the 70 MHz to 250 MHz range.
Taking advantage of the differential nature of SAW filters, the
AD6630 has been designed as a differential in/differential out
gain block.  This architecture allows 100 dB of adjacent channel
blocking using low cost SAW filters. The AD6630 provides
output limiting for ADC and SAW protection with ,10°  phase
variation in recovery from overdrive situations.
Designed for “narrow-band” cellular/PCS receivers, the high
linearity and low noise performance of the AD6630 allows for
implementation in a wide range of applications ranging from
GSM to CDMA to AMPS.  The clamping circuitry also main-
tains the phase integrity of  an overdriven signal. This allows
phase demodulation of single carrier signals with an overrange
signal.
While the AD6630 is optimized for use with the AD6600 Dual
Channel, Gain Ranging ADC with RSSI, it can also be used in
many other IF applications.  The AD6630 is designed with an
input impedance of 200 W  and an output of 400 W .  In the typi-
cal application shown below, these values match the real portion
of a typical SAW filter. Other devices can be matched using
standard matching network techniques.
The AD6630 is built using Analog Devices’ high speed comple-
mentary bipolar process.  Units are available in a 300 mil SOIC
(16 leads) plastic surface mount package and specified to operate
over the industrial temperature range (–40° C to +85 ° C).
LOCAL
OSCILLATOR
AD6630
AD6620 DSP
MAIN
DIVERSITY
AD6600
AD6630
Figure 1. Reference Design
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AD6630–SPECIFICATIONS
NORMAL OPERATING CONDITIONS
Parameter (Conditions) Min Typ Max Units
SINGLE SUPPLY VOLTAGE 8.5 10.5 V
POSITIVE SUPPLY VOLTAGE 4.25 5.0 5.25 V
NEGATIVE SUPPLY VOLTAGE –5.25 –5.0 –4.25 V
AMBIENT TEMPERATURE –40 +85 ° C
PACKAGE THERMAL RESISTANCE 80 ° C/W
OPERATING FREQUENCY1 70 250 MHz
DC SPECIFICATIONS
Test
Parameter Temp Level Min Typ Max Units
SUPPLY CURRENT Full II 30 48 mA
OUTPUT DC LEVEL Full II VM–150 VM+150 mV
AC SPECIFICATIONS
Test
Parameter1 Temp Level Min Typ Max Units
GAIN (POWER) @ 70 MHz Full II 23 24 25 dB
GAIN (POWER) @ 250 MHz Full II 22 23 24 dB
–3 dB BANDWIDTH +25 ° C V 700 MHz
OUTPUT REFERRED IP3 @ 70 MHz2 Full V 22 dBm
OUTPUT REFERRED IP3 @ 250 MHz2 Full V 19 dBm
OUTPUT REFERRED IP2 @ 70 MHz2 Full V 45 dBm
OUTPUT REFERRED IP2 @ 250 MHz2 Full V 45 dBm
OUTPUT REFERRED 1 dB COMPRESSION POINT
@ 70 MHz LOW LEVEL CLAMP3 Full II 8.5 dBm
OUTPUT REFERRED 1 dB COMPRESSION POINT
@ 250 MHz LOW LEVEL CLAMP3 Full II 7.5 dBm
OUTPUT REFERRED 1 dB COMPRESSION POINT
@ 70 MHz HIGH LEVEL CLAMP4 Full II 11 dBm
OUTPUT REFERRED 1 dB COMPRESSION POINT
@ 250 MHz HIGH LEVEL CLAMP4 Full II 9 dBm
OUTPUT SLEW RATE +25 ° C V 3700 V/ m s
INPUT IMPEDANCE (REAL) +25 ° C V 200 W
INPUT CAPACITANCE +25 ° C V 2 pF
OUTPUT IMPEDANCE (REAL) +25 ° C V 400 W
OUTPUT CAPACITANCE +25 ° C V 2 pF
NOISE FIGURE +25 ° C V 4 dB
LOW LEVEL CLAMP MAXIMUM OUTPUT @ 70 MHz3, 5 Full IV 11 12.5 dBm
HIGH LEVEL CLAMP MAXIMUM OUTPUT @ 70 MHz4, 5 Full IV 13.8 14.3 dBm
LOW LEVEL CLAMP MAXIMUM OUTPUT @ 250 MHz3, 5 Full IV 9.25 10.6 dBm
(TMIN = –408C, TMAX = +858C. Output dc levels are nominally at VM, where VM = VCC + VEE = [+5 V + (–5 V)] = 0.
Inputs should be AC coupled.)
(TMIN = –408C, TMAX = +858C. All AC production tests are performed at 5 MHz. 70 MHz and 250 MHz
performance limits are correlated to 5 MHz testing based on characterization data.)
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AD6630
Test
Parameter Temp Level Min Typ Max Units
HIGH LEVEL CLAMP MAXIMUM OUTPUT @ 250 MHz4, 5 Full IV 11.2 12.2 dBm
PHASE VARIATION6 +25 ° C V 9 Degree
CMRR7 +25 ° C V 50 dB
PSRR8 +25 ° C V 30 dB
NOTES
1All specifications are valid across the operating frequency range when the source and load impedance are a conjugate match to the amplifier’s input and output
impedance.
2Test is for two tones separated by 1 MHz for IFs at 70 MHz and 250 MHz at –23 dBm per tone input.
3Low Level Clamp is selected by connecting pin CLLO to the negative supply, while pin CLHI is left floating. Clamping can be set at lower levels by connecting pin
CLLO and CLHI to the negative supply through an external resistor.
4High Level Clamp is selected by connecting pin CLHI to the negative supply, while pin CLLO is left floating, this allows the maximum linear range of the device to
be utilized.
5Output clamp levels are measured for hard clamping with a +3 dBm input level. Valid for a maximum input level of +8 dBm/200 W  = 3.2 V p-p—differential.
6Measured as the change in output phase when the input level is changed from –53 dBm to +8 dBm (i.e., from linear operation to clamping).
7Ratio of the differential output signal (referenced to the input) to the common-mode input signal presented to all input pins.
8Ratio of signal on supply to differential output (<500 kHz).
Specifications subject to change without notice.
ABSOLUTE MAXIMUM RATINGS
Parameter Min Max Units
Single Supply Voltage –0.5 11.5 V
Positive Supply Voltage –0.5 5.75 V
Negative Supply Voltage –5.75 0.5 V
Input Power +8 dBm
Storage Temperature –65 +150 ° C
Junction Temperature +150 ° C
ESD Protection 1 kV
EXPLANATION OF TEST LEVELS
I. 100% production tested.
II. 100% production tested at +25° C, and guaranteed by
design and analysis at temperature extremes.
III. Sample tested only.
IV. Parameter guaranteed by design and analysis.
V. Parameter is typical value only.
VI. 100% production tested at +25° C, and sample tested at
temperature extremes.
ORDERING GUIDE
Model Temperature Range Package Description Package Option
AD6630AR –40 ° C to +85° C (Ambient) 16-Lead Wide Body SOIC R-16
AD6630AR-REEL –40 ° C to +85° C (Ambient) AD6630AR on 1000 PC Reel
AD6630R/PCB Evaluation Board with AD6630AR
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD6630 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
AD6630
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PIN FUNCTION DESCRIPTION
Pin No Pin Name Description
1, 2 NC No Connect
3 IP2 Input
4 IP1 Input
5 IP1 Input
6 IP2 Input
7 CLLO Clamp Level Low Pin
8 CLHI Clamp Level High Pin
9 VCC +VCC Supply
10 CD2 Clamp Decoupling
11 OP Output
12 CMD DC Feedback Decoupling
13 VEE –VEE Supply
14 OP Output
15 CD1 Clamp Decoupling
16 VCC +VCC Supply
PIN CONFIGURATION
TOP VIEW
(Not to Scale)
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Figure 2. 3rd Order Intercept (IP3) vs. Frequency
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Figure 3. Gain vs. Frequency
Typical Performance Characteristics
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Figure 4. 1 dB Compression Point (Typical)
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Figure 6. GSM Design Example
THEORY OF OPERATION
The AD6630 amplifier consists of two stages of gain. The first
stage is differential. This differential amplifier provides good
common-mode rejection to common-mode signals passed by
the SAW filter. The second stage consists of matched current
feedback amplifiers on each side of the differential pair. These
amplifiers provide additional gain as well as output drive capa-
bility. Gain set resistors for these stages are internal to the de-
vice and cannot be changed, allowing fixed compensation for
optimum performance.
Clamping levels for the device are normally set by tying CLLO
or CLHI pins to the negative supply. This internally sets bias
points that generate symmetric clamping levels. Clamping is
achieved primarily in the output amplifiers. Additional input
stage clamping is provided for additional protection. Clamping
levels may be adjusted to lower levels as discussed below.
APPLICATIONS
The AD6630 provides several useful features to meet the needs
of radio designers. The gain and low noise figure of the device
make it perfect for providing interstage gain between differential
SAW filters and/or analog-to-digital converters (ADC). Addi-
tionally, the on-board clamping circuitry provides protection for
sensitive SAW filters or ADCs. The fast recovery of the clamp
circuit permits demodulation of constant envelope modulated
IF signals by preserving the phase response during clamping.
The following topics provide recommendations for using the
AD6630 in narrowband, single carrier applications.
Adjusting Output Clamp Levels
Normally, the output clamp level is set by tying either CLLO or
CLHI to ground or VEE. It is possible to set the limit between
8.5 dBm and 12 dBm levels by selecting the appropriate exter-
nal resistor.
To set to a different level, CLLO and CLHI should be tied
together and then through a resistor to ground. The value of the
resistor can be selected using the following equation.
  
R
OUTPUT
dBmCLAMP=
14 4
0 0014
. –
.
( )
This equation is derived from measured data at 170 MHz. Clamp
levels vary with frequency, see Figure 5. Output clamp levels
less than 8.5 dBm will result in damage to the clamp circuitry
unless the absolute maximum input power is derated. Similarly,
the output clamp level cannot be set higher than 12 dBm.
CLAMP
GENERATOR
R
VEE
Figure 7. Clamp Level Resistor
Matching SAW Filters
The AD6630 is designed to easily match to SAW filters.  SAW
filters are largely capacitive in nature. Normally a conjugate
match to the load is desired for maximum power transfer.
Another way to treat the problem is to make the SAW filter look
purely resistive. If the SAW filter load looks resistive there is no
lead or lag in the current vs. voltage. This may not preserve
maximum power transfer, but maximum voltage swing will
exist. All that is required to make the SAW filter input or output
look real is a single inductor shunted across the input. When the
correct value is used, the impedance of the SAW filter becomes
real.
400V 3pF 47nH
9.7V
15.2pF
Figure 8. Saw Filter Model (170 MHz)
EVALUATION BOARD
Figures 9, 10 and 12 refer to the schematic and layout of the
AD6630AR as used on Analog Devices’ GSM Diversity Re-
ceiver Reference Design (only the IF section is shown). Figure
14 references the schematic of the stand-alone AD6630 evalua-
tion board and uses a similar layout. The evaluation board uses
center tapped transformers to convert the input to a differential
signal and AD6630 outputs to a single connector to simplify
evaluation. C8, C9 and L2 are optional reactive components to
tune the load for a particular IF frequency if desired.
AD6630
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Figure 9. Reference Design Schematic (One Channel)
Figure 10. Reference Design PCB Layout
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Figure 11. Functional Block Diagram
Figure 12. Reference Design Component Placement  (Two
Channels Shown)
TO  OUTPUT
AMPLIFIER
TO  OUTPUT
AMPLIFIER
VEE
VCC
200V 200V
200V200V
IP1
IP2
IP1
IP2
BIAS
Figure 13. Equivalent Input Circuit
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Table I. Typical S Parameters
Frequency
(MHz) S11 S12 S21 S22
70 224.5 —  –4.52° –41.0 —  –3.0° 24.1 —  –8.8° 394.3 —  –8.6°
170 264.8 —  –32.9° –31.4 —  0 ° 23.5 —  –22.5° 382.4 —  –21.9°
200 227.9 —  –34.8° –41.0 —  –5 ° 23.2 —  –26.4° 353.0 —  –25.4°
250 209.5 —  –36.2° –40.6 —  –2.3° 22.9 —  –38.9° 328.9 —  –29.2°
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n200/n210 pRoduct oveRview:
The Ettus Research™ USRP™ N200 and N210 are the highest performing class of  hardware of  the USRP™ (Universal 
Software Radio Peripheral) family of  products, which enables engineers to rapidly design and implement powerful, 
flexible software radio systems. The N200 and N210 hardware is ideally suited for applications requiring high 
RF performance and great bandwidth. Such applications include physical layer prototyping, dynamic spectrum 
access and cognitive radio, spectrum monitoring, record and playback, and even networked sensor deployment.
The Networked Series products offers MIMO capability with high bandwidth and dynamic range. The Gigabit Ethernet 
interface serves as the connection between the N200/N210 and the host computer. This enables the user to realize 
50 MS/s of  real-time bandwidth in the receive and transmit directions, simultaneously (full duplex).
The Networked Series MIMO connection is located on the front panel of  each unit. Two Networked Series units 
may be connected to realize a complete 2x2 MIMO configuration using the optional MIMO cable. External PPS 
and reference inputs can also be used to create larger multi-channel systems. The N200 and N210 are largely the 
same, except that the N210 features a larger FPGA for customers that intend to integrate custom FPGA functionality.
The USRP Hardware Driver™ is the official driver for all Ettus Research products. The USRP Hardware Driver 
supports Linux, Mac OSX, Windows.
usRp™ n200/n210 
netwoRked seRies
featuRes:
• Use with GNU Radio, LabVIEW™ and Simulink™
• Modular Architecture: DC-6 GHz
• Dual 100 MS/s, 14-bit ADC
• Dual 400 MS/s, 16-bit DAC
• DDC/DUC with 25 mHz Resolution
• Up to 50 MS/s Gigabit Ethernet Streaming
• Fully-Coherent MIMO Capability
• Gigabit Ethernet Interface to Host
• 2 Gbps Expansion Interface
• Spartan 3A-DSP 1800 FPGA (N200)
• Spartan 3A-DSP 3400 FPGA (N210)
• 1 MB High-Speed SRAM
• Auxiliary Analog and Digital I/O
• 2.5 ppm TCXO Frequency Reference
• 0.01 ppm w/ GPSDO Option
07495 Ettus N200-210 DS Flyer.indd   1 9/14/12   2:07 PM
1043 North Shoreline Blvd  
Suite 100
Mountain View, CA 94043
P 650.967.2870    www.ettus.com
F 866.807.9801
specifications
about ettus ReseaRch:
Ettus Research is an innovative provider of  software defined radio hardware, including the 
original Universal Software Radio Peripheral (USRP) family of  products. Ettus Research 
products maintain support from a variety of  software frameworks, including GNU Radio. 
Ettus Research is a leader in the GNU Radio open-source community, and enables users 
worldwide to address a wide range of  research, industry and defense applications. The 
company was founded in 2004 and is based in Mountain View, California. As of  2010,  
Ettus Research is a wholly owned subsidiary of  National Instruments.
Spec Typ. Unit
poweR
DC Input 6 V
Current Consumption 1.3 A
  w/ WBX Daughterboard 2.3 A
conveRsion peRfoRmance and clocks
ADC Sample Rate 100 MS/s
ADC Resolution 14 bits
ADC Wideband SFDR 88 dBc
DAC Sample Rate 400 MS/s
DAC Resolution 16 bits
DAC Wideband SFDR 80 dBc
Host Sample Rate (8b/16b) 50/25 MS/s
Frequency Accuracy 2.5 ppm
w/ GPSDO Reference 0.01 ppm
Spec Typ. Unit
Rf peRfoRmance (w/ wbX)
SSB/LO Suppression 35/50 dBc
Phase Noise (1.8 Ghz)   
   10 kHz -80 dBc/Hz
   100 kHz -100 dBc/Hz
    1 MHz -137 dBc/Hz
Power Output 15 dBm
IIP3 0 dBm
Receive Noise Figure 5 dB
physical
Operating Temperature 0 to 55º C
Dimensions (l x w x h) 22 x 16 x 5 cm
Weight 1.2 kg
usRp™ n200/n210  
netwoRked seRies
* All specifications are subject to change without notice.
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50Ω     Wideband     10 to 2800 MHz
Bias-Tee
Coaxial
Maximum Ratings
Coaxial Connections
RF 1 (SMA female)
RF&DC 2 (SMA male)
DC 3 (SMA female)
A B C D E F G
1.25 1.25 .94 .47 .63 2.19 .25
31.75 31.75 23.88 11.94 16.00 55.63 6.35
H J K L M N wt
1.687 .25 .750 .47 .125 .10 grams
42.85 6.35 19.05 11.94 3.18 2.54 60.0
Electrical Schematic
Operating Temperature  -55°C to 100°C
Storage Temperature  -55°C to 100°C
RF Power  30 dBm max.
Voltage at DC port 30 V max.
Input Current 1.5A*
DC resistance from DC to RF&DC port  0.5 ohm typ.
* Max Current 1.2 A above 80°C.
Permanent damage may occur if any of these limits are exceeded.
Features
• wideband, 10 to 2800 MHz
• low insertion loss, 0.6 dB typ.
• good isolation, 45 dB typ.
• high current, 1.5A
Applications
• biasing amplifiers
• biasing of laser diodes
• biasing of active antennas
• DC return
• DC blocking
• test accessory
ZFBT-282-1.5A+
Outline Dimensions  (      )inchmm
Outline Drawing
CASE STYLE: V1381
Connectors Model Price Qty.
SMA ZFBT-282-1.5A+ $59.95 (1-9)
REV. OR
M120015
ZFBT-282-1.5A+
ED-13421/3
DY/AM
090729
Bias-Tee Electrical Specifications
Typical Performance Data
FREQUENCY
(MHz)
INSERTION LOSS
(dB)
ISOLATION (dB)
(RF port to DC port)
(RF&DC port to DC port)
VSWR
(:1)
L M U L M U L M U
fL fU Typ. Max. Typ. Max. Typ. Max. Typ. Min. Typ. Min. Typ. Min. Typ. Max. Typ. Max. Typ. Max.
10 2800 0.5 1.0 0.6 1.0 0.8 1.6 50 30 45 30 30 20 1.16 1.35 1.10 1.20 1.08 1.35
L= low range (fL to 10 fL) M= mid range (10 fL to fU/2) U= upper range (fU/2 to fU)
Freq.
(MHz)
INSERTION LOSS (dB) ISOLATION (dB) VSWR (:1)
RF-DC RF&DC-DC RF RF/DC
0A 1.5A 0A 1.5A 0A 1.5A 0A 1.5A 0A 1.5A
 10.00 0.29 0.42 54.81 47.57 54.15 47.33 1.06 1.24 1.06 1.25
 50.00 0.42 0.41 68.07 64.48 73.12 65.97 1.10 1.10 1.10 1.12
 100.00 0.64 0.41 52.01 60.62 60.00 57.83 1.14 1.06 1.14 1.07
 300.00 0.40 0.37 59.41 59.59 57.55 57.53 1.07 1.07 1.07 1.07
 500.00 0.40 0.35 51.13 51.46 51.60 52.76 1.05 1.06 1.06 1.07
 
 700.00 0.47 0.41 45.14 46.61 43.35 46.15 1.05 1.07 1.07 1.08
 900.00 0.50 0.47 55.11 48.80 43.14 41.54 1.06 1.06 1.08 1.09
 950.00 0.51 0.48 55.06 51.87 43.12 41.45 1.06 1.06 1.08 1.06
 1000.00 0.51 0.46 52.18 56.35 44.66 41.54 1.06 1.06 1.08 1.09
 1100.00 0.51 0.47 45.30 53.11 50.89 43.76 1.06 1.05 1.08 1.10
 1200.00 0.51 0.47 42.03 45.81 44.47 47.09 1.06 1.06 1.08 1.09
 1300.00 0.51 0.47 41.45 43.19 40.75 43.35 1.06 1.05 1.09 1.09
 1400.00 0.52 0.48 40.88 42.11 38.26 39.95 1.06 1.05 1.10 1.09
 1450.00 0.53 0.47 40.44 41.52 37.23 38.58 1.06 1.05 1.10 1.10
 1600.00 0.57 0.51 37.75 38.77 34.31 35.38 1.07 1.06 1.11 1.10
 1800.00 0.65 0.57 35.76 36.46 33.89 33.05 1.08 1.07 1.14 1.11
 2000.00 0.78 0.67 35.26 36.66 35.48 34.12 1.09 1.08 1.15 1.12
 2200.00 0.84 0.79 35.39 35.52 34.71 34.08 1.09 1.10 1.15 1.10
 2400.00 0.94 0.88 35.29 35.6 32.29 32.06 1.11 1.12 1.17 1.11
 2800.00 1.41 1.37 33.34 35.69 28.98 28.71 1.22 1.24 1.25 1.21
+RoHS Compliant
The +Suffix identifies RoHS Compliance. See our web site 
for RoHS Compliance methodologies and qualifications
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Performance Charts
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Decimal - Binary - Octal - Hex – ASCII 
 Conversion Chart 
 
Decimal Binary Octal Hex ASCII  Decimal Binary Octal Hex ASCII  Decimal Binary Octal Hex ASCII  Decimal Binary Octal Hex ASCII 
                       
  0 00000000 000 00 NUL  32 00100000 040 20 SP  64 01000000 100 40 @    96 01100000 140 60 ` 
  1 00000001 001 01 SOH  33 00100001 041 21 !  65 01000001 101 41 A    97 01100001 141 61 a 
  2 00000010 002 02 STX  34 00100010 042 22 “  66 01000010 102 42 B    98 01100010 142 62 b 
  3 00000011 003 03 ETX  35 00100011 043 23 #  67 01000011 103 43 C    99 01100011 143 63 c 
  4 00000100 004 04 EOT  36 00100100 044 24 $  68 01000100 104 44 D  100 01100100 144 64 d 
  5 00000101 005 05 ENQ  37 00100101 045 25 %  69 01000101 105 45 E  101 01100101 145 65 e 
  6 00000110 006 06 ACK  38 00100110 046 26 &  70 01000110 106 46 F  102 01100110 146 66 f 
  7 00000111 007 07 BEL  39 00100111 047 27 ‘  71 01000111 107 47 G  103 01100111 147 67 g 
  8 00001000 010 08 BS  40 00101000 050 28 (  72 01001000 110 48 H  104 01101000 150 68 h 
  9 00001001 011 09 HT  41 00101001 051 29 )  73 01001001 111 49 I  105 01101001 151 69 i 
10 00001010 012 0A LF  42 00101010 052 2A *  74 01001010 112 4A J  106 01101010 152 6A j 
11 00001011 013 0B VT  43 00101011 053 2B +  75 01001011 113 4B K  107 01101011 153 6B k 
12 00001100 014 0C FF  44 00101100 054 2C ,  76 01001100 114 4C L  108 01101100 154 6C l 
13 00001101 015 0D CR  45 00101101 055 2D -  77 01001101 115 4D M  109 01101101 155 6D m 
14 00001110 016 0E SO  46 00101110 056 2E .  78 01001110 116 4E N  110 01101110 156 6E n 
15 00001111 017 0F SI  47 00101111 057 2F /  79 01001111 117 4F O  111 01101111 157 6F o 
16 00010000 020 10 DLE  48 00110000 060 30 0  80 01010000 120 50 P  112 01110000 160 70 p 
17 00010001 021 11 DC1  49 00110001 061 31 1  81 01010001 121 51 Q  113 01110001 161 71 q 
18 00010010 022 12 DC2  50 00110010 062 32 2  82 01010010 122 52 R  114 01110010 162 72 r 
19 00010011 023 13 DC3  51 00110011 063 33 3  83 01010011 123 53 S  115 01110011 163 73 s 
20 00010100 024 14 DC4  52 00110100 064 34 4  84 01010100 124 54 T  116 01110100 164 74 t 
21 00010101 025 15 NAK  53 00110101 065 35 5  85 01010101 125 55 U  117 01110101 165 75 u 
22 00010110 026 16 SYN  54 00110110 066 36 6  86 01010110 126 56 V  118 01110110 166 76 v 
23 00010111 027 17 ETB  55 00110111 067 37 7  87 01010111 127 57 W  119 01110111 167 77 w 
24 00011000 030 18 CAN  56 00111000 070 38 8  88 01011000 130 58 X  120 01111000 170 78 x 
25 00011001 031 19 EM  57 00111001 071 39 9  89 01011001 131 59 Y  121 01111001 171 79 y 
26 00011010 032 1A SUB  58 00111010 072 3A :  90 01011010 132 5A Z  122 01111010 172 7A z 
27 00011011 033 1B ESC  59 00111011 073 3B ;  91 01011011 133 5B [  123 01111011 173 7B { 
28 00011100 034 1C FS  60 00111100 074 3C <  92 01011100 134 5C \  124 01111100 174 7C | 
29 00011101 035 1D GS  61 00111101 075 3D =  93 01011101 135 5D ]  125 01111101 175 7D } 
30 00011110 036 1E RS  62 00111110 076 3E >  94 01011110 136 5E ^  126 01111110 176 7E ~ 
31 00011111 037 1F US  63 00111111 077 3F ?  95 01011111 137 5F _  127 01111111 177 7F DEL 
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